|Category||Communication => DSL (Digital Subscriber Line) => ADSL|
|Description||Low-power Adsl Central-office Line Driver|
|Company||Texas Instruments, Inc.|
|Datasheet||Download THS6032CGQE datasheet
Central Office 1.35-W Total Power Dissipation for Full-Rate ADSL Into a 25- Load Low-Impedance Shutdown Mode Allows Reception of Incoming Signal During Standby Two Modes of Operation Class-G Mode: 4 Power Supplies, 1.35 W Power Dissipation Class-AB Mode: 2 Power Supplies, 2 W Power Dissipation Low Distortion THD = 62 dBc = 1 MHz, VO(PP) V, 25- Load THD = 69 dBc = 1 MHz, VO(PP) V, 25- Load 400-mA Minimum Output Current Into a 25- Load High Speed 65-MHz Bandwidth , 25- Load 100-MHz Bandwidth , 100- Load 1200 V/µs Slew Rate Thermal Shutdown and Short Circuit Protection Evaluation Module AvailableTHERMALLY ENHANCED SOIC (DWP) PowerPADTM PACKAGE (TOP VIEW)
Cross section view showing PowerPAD This terminal is internally connected to the thermal pad. MicroStar JuniorTM (GQE) PACKAGE (TOP VIEW)description
The is a low-power line driver ideal for asymmetrical digital subscriber line (ADSL) applications. This device contains two high-current, high-speed current-feedback drivers, which can be configured differentially for driving ADSL signals at the central office. The THS6032 features a unique class-G architecture to lower power consumption 1.35 W. The THS6032 can also be operated in a traditional class-AB mode to reduce the number of power supplies to two.
HIGH-SPEED xDSL LINE DRIVER/RECEIVER FAMILY DEVICE THS6072 THS7002 DRIVER RECEIVER ±15 V DESCRIPTION 500-mA differential line driver and receiver 500-mA differential line driver 250-mA differential line driver 500-mA low-power ADSL central-office line driver Low-noise ADSL receiver Low-power ADSL receiver Low-noise programmable-gain ADSL receiver
CAUTION: The THS6032 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD and MicroStar Junior are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
The class-G architecture supplies current to the load from four supplies. For low output voltages (typically < +2.5), some of the output current is supplied from the +VCC(L) and VCC(L) supplies (typically ± 5 V). For large output voltages (typically 2.5 and + 2.5), the output current is supplied from +VCC(H) and VCC(H) (typically ± 15 V). This current sharing between VCC(L) and VCC(H) minimizes power dissipation within the THS6032 output stages for high crest factor ADSL signals. The THS6032 features a low-impedance shutdown mode, which allows the central office to receive incoming calls even after the device has been shut down. The THS6032 is available packaged in the patented PowerPAD package. This package provides outstanding thermal characteristics in a small-footprint surface-mount package, which is fully compatible with automated surface-mount assembly procedures. It is also available in the new MicoStar Junior BGA package. This package is only mm2 in area, allowing for high density PCB designs. Shutdown (SHDN1 and SHDN2) allows for powering down the internal circuitry for power conservation or for multiplexing. Separate shutdown controls are available for each channel on the THS6032. The control levels are TTL compatible. When turned off, each driver output is placed in a low impedance state which is determined by the voltage at DGND. This virtual ground at the outputs allows proper termination of a transmission line.
AVAILABLE OPTIONS PACKAGED DEVICES to 70°C PowerPAD PLASTIC SMALL OUTLINE (DWP) THS6032CDWP PACKAGED DEVICES MicroStar Junior (BGA) (GQE) THS6032CGQE EVALUATION MODULES THS6032EVM THS6032GQE EVM
to 85°C The THS6032 is available taped and reeled. Add an R suffix to the device type (i.e.,THS6032CDWPR) Uses the THS6032CGQE packaging option.
TERMINAL NAME 2IN 2IN+ VCCH VCCH+ VCCL VCCL+ SHDN1 SHDN2 DGND PAD NC DWP PACKAGE TERMINAL NO. GQE PACKAGE TERMINAL NO. J4 J7 N/AMicroStar JuniorTM (GQE) PACKAGE (TOP VIEW)
NOTE: Shaded terminals are used for thermal connection to the ground plane.
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|THS6032CGQER ti THS6032, Low-power Adsl Central Office Line Driver|
|THS6032DWP Low-power Adsl Central-office Line Driver|
|THS6032IDWP ti THS6032, Low-power Adsl Central Office Line Driver|
|THS6032IGQE Low-power Adsl Central-office Line Driver|
|THS6032IGQER ti THS6032, Low-power Adsl Central Office Line Driver|
|THS6042CD ti THS6042, 350-mA, +/-12V Adsl Cpe Line Driver|
|THS6043CD ti THS6043, 350-mA, +/-12V Adsl Cpe Line Driver With Shutdown|
|THS6052CD ti THS6052, 175-mA, +/-12V Adsl Cpe Line Driver|
|THS6053CD ti THS6053, 175-mA, +/-12V Adsl Cpe Line Driver With Shutdown|
|THS6062 Low-noise Adsl Dual Differential Receiver|
|THS6062CD ti THS6062, Low-noise Adsl Dual Differential Receiver|
|THS6062D Low-noise Adsl Dual Differential Receiver|
|THS6062ID ti THS6062, Low-noise Adsl Dual Differential Receiver|
|THS6072 Low-power Adsl Differential Receiver|
AIC111YE : 1.3-V Micro Power Single Channel Codec
DAC716PB : ti DAC716, 16-Bit Digital-to-analog Converter With Serial Data Interface
SN65HVD1176 : Profibus RS-485 Transceiver
TLC2652AM-14D : Advanced Lincmose Precision Chopper-stabilized Operational Amplifiers
TLC2652AMJG : ti TLC2652A, Advanced LinCMOS(TM) Precision Chopper-stabilized Operational Amplifier
TLE2161A : Excalibur JFET, Input High Output Drive op Amp
UC3823BDWTR : Current Mode ti UC3823B, High Speed PWM Controller
TPS61026 : 96% Efficient Synchronous Boost Converter
TRS3227CDBR : Interface - Drivers, Receivers, Transceiver Integrated Circuit (ics) Line Transceiver Tape & Reel (TR) 3 V ~ 5.5 V; IC DVR/RCVR RS232 ESD SGL 16SSOP Specifications: Number of Drivers/Receivers: 1/1 ; Type: Line Transceiver ; Voltage - Supply: 3 V ~ 5.5 V ; Package / Case: 16-SSOP (0.209", 5.30mm Width) ; Packaging: Tape & Reel (TR) ; Protocol: RS232 ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
LMK04821NKDR : Clock Synthesizer / Jitter Cleaner Ultra Low Jitter Synth&Jitter Cleaner Texas Instruments LMK0482x Ultra Low-Noise Synthesizer & Jitter Cleaner is the industry's highest performance clock conditioner with JEDEC JESD204B support. The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices using device and SYSREF clock
AM79C988A : Quad Integrated Ethernet Transceiver ( Quiet ). s Four independent 10BASE-T transceivers compliant with IEEE 802.3 Section 14 (10BASE-T MAUs) s Direct interface with AMD's Am79C983A IMR2TM repeater device s On-chip filtering Eliminates external transmit and receive filters Meets IEEE 802.3 (Section 14.3) electrical requirements Enables port switching when used with the IMR2 device s Automatic polarity.
ARX4810 : Arx4810 & 4810fp Universal Dual Transceivers For Mil-std-1553 & MacaIR A3818, A5690, A5232 & A4905.
AT75C1010 : This Software Module Runs on The OakDSPcore Subsystem of The AT75 Series Siap, Expanding Its Capabilities And Making The Processor Flexible And East to Integrate Into MOSt Operating Systems..
Ei16C450 : . 5V Operation Full duplex asynchronous receiver and transmitter Easily interfaces to most popular microprocessors Adds or deletes standard asynchronous communication bits (start, stop, and parity to or from a serial data stream Independently controlled transmitter, receiver, line status, and data set interrupts Programmable baud rate generator allows.
FX203 : Selcall Tone Codec With Microprocessor Interface. Selcall Tone Codec with Microprocessor Interface Single-Chip Selcall Codec CCIR, EEA or ZVEI/SZVEI Versions On-Chip General Purpose Timer Separate General Purpose 4-bit input/2-bit Output Port 0 Mobile or Handheld Selcall 0 4-bit Microprocessor I/O Data Port 0 Powersave Facility. Uses Low-Cost 4MHz Xtal 0 Low-Power 5V CMOS Process Brief The is a single-chip.
GT-96100A : Mips 64-bit Sysad. Please contact Galileo Technology for possible updates before finalizing a design. Integrated communication controller and system controller with PCI interface for highperformance embedded control applications. Eight Multi-Protocol Serial Controllers (MPSCs): - Support HDLC, BISYNC, UART and Transparent protocols. - Bit rate 55Mbit/s on multiple channels.
LM2324TMX : Pllatinum 2.0 GHZ Frequency Synthesizer For RF Personal Communications.
LXT914QC : Flexible Quad Ethernet Repeater. LV DQ LQWHJUDWHG PXOWLðSRUW UHSHDWHU GHVLJQHG IRU PL[HGðPHGLD QHWZRUNVï ,W SURYLGHV DOO WKH DFWLYH FLUð FXLWU\ UHTXLUHG IRU WKH UHSHDWHU IXQFWLRQ LQ D VLQJOH &026 GHYLFHï ,W LQFOXGHV RQH $WWDFKPHQW 8QLW ,QWHUIDFH õ$8,ô SRUW DQG IRXU ìí%$6(ð7 WUDQVFHLYHUVï 7KH $8, SRUW LV PRGH VHOHFWDEOHã '7( PRGH DOORZV FRQQHFWLRQ RI DQ H[WHUð QDO WUDQVFHLYHU RU D GURS.
M69899VP : 2.488 GBPS Demultiplexer.
MAX3224E : 15kV ESD-Protected, 1 A, 1Mbps, 3.0V to 5.5V, RS-232 Transceivers With Autoshutdown Plus.
MC12022LVAD : Mecl PLL Components 64/65, 128/129 Dual Modulus Prescaler. The MC12022LVA can be used with CMOS synthesizers requiring positive edges to trigger internal counters such as Motorola's MC145XXX series in a PLL to provide tuning signals to 1.1 GHz in programmable frequency steps. The MC12022LVB can be used with CMOS synthesizers requiring negative edges to trigger internal counters. A Divide Ratio Control (SW).
MF-2500DS-T12 : Sonet/sdh Transmitter & Reciever. This product is designed to provide high optical performance for SDH STM-16/SONET OC-48. Transmitter uses cooled laser in a butterfly package module with drived by specific integrated circuit. Receiver uses PD (short haul) / APD (long haul) preamp-module and integrated circuits for reshaping, retiming and regenerating optical signal. SONET/SDH line.
SiW4000 : System-on-chip (SoC)The Highly Integrated SiW4000 Bluetooth System-on-chip (SoC) Solution Provides Faster Data Throughput, Very Low Power Consumption, Small Size And Low Total Bill of Materials Cost, Making it Ideal For Mobile Phone Applications. Developed Using 0.13 Micron CMOS Technology, The SiW4000 Also Implements Enhanced Data Rate (EDR), Which.
SNC10B : One Channel Direct Drive Speech Controller.
ST16C654 : Quad Uart With 64-Byte Fifo And Infrared (IrDA) Encoder/decoder. QUAD UART WITH 64-BYTE FIFO AND INFRARED (IrDA) ENCODER/DECODER The is a universal asynchronous receiver and transmitter (UART) with a dual foot print interface compatible with the ST16C554 and ST68C554. The is an enhanced UART with 64 byte FIFOs, automatic hardware/software flow control, and data rates to 1.5Mbps. Onboard status registers provide the user.
TI380C25 : Lan Token Ring Processor. IEEE 802.5 and IBM Token-Ring NetworkTM Compatible With TI380FPA FNL PacketBlasterTM Token-Ring or 4-Megabit-per-Second Data Rates Supports to 18K-Byte Frame Size (16-Mbps Operation Only) Supports Universal- and Local-Network Addressing Early Token-Release Option (16-Mbps Operation Only) Compatible With the TMS38054 Expandable Local LAN-Subsystem.
UAA3540TS : Dect Receiver. Product File under Integrated Circuits, IC17 2000 Feb 15 Single-chip RF plus IF Integrated channel filter Low component count No production trimming High dynamic range Low power 3.2 V operation Built-in power-down mode. QUICK REFERENCE DATA VCC 3.2 V; Tamb = 25 °C; unless otherwise specified. SYMBOL VCC ICC ICC(pd) Tamb PARAMETER supply voltage supply.
ZL38065 : 32 Channel Voice Echo CANceller With Advanced Noise Matching The ZL38065 Voice Echo CANceller Implements a Cost-effective Solution For Telephony Voice-band Echo CANcellation Conforming to Itu-t G.168 Requirements. The ZL38065 Architecture Contains 16 Groups of Two Echo CANcellers (ECA And ECB) Which CAN be Configured to Provide Two Channels of 64 Milliseconds.
ZL30101 : T1/E1 Stratum 3 System Synchronizer The ZL30101 Stratum 3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for multi-trunk T1 and E1 transmission equipment. The ZL30101 generates ST-BUS and other TDM clock and framing signals that are phase locked to one of two input references. It helps ensure.
MAX3945 : 1.0625Gbps To 11.3Gbps, SFP+ Dual-Path Limiting Amplifier The MAX3945 is a +3.3V, multirate, low-power limiting amplifier optimized for Fibre Channel and Ethernet transmission systems at data rates up to 11.3Gbps. The high-sensitivity limiting amplifier limits the signal generated by a transimpedance amplifier into a CML-level differential output signal.