Details, datasheet, quote on part number: THS5671AIDW
CategorySemiconductors => Data Converters => Digital-to-Analog Converters (DACs) => High Speed DACs (>10MSPS)
Part familyTHS5671A 14-Bit, 125-MSPS Digital-to-Analog Converter (DAC)
Description14-Bit, 125-MSPS Digital-to-Analog Converter (DAC) 28-SOIC -40 to 85
CompanyTexas Instruments, Inc.
DatasheetDownload THS5671AIDW datasheet
Cross ref.Similar parts: HI5960IBZ, HI5960IB, ISL5961IB
Find where to buy
Package GroupSOIC,TSSOP
Sample / Update Rate(MSPS)125
Operating Temperature Range(C)-40 to 85
DAC Channels1
Approx. Price (US$)9.83 | 1ku
InterfaceParallel CMOS
ArchitectureCurrent Source
Power Consumption(Typ)(mW)175
  Mecanical Data
Pin nbPackage typeInd stdJEDEC codePackage qtyCarrierDevice markWidth (mm)Length (mm)Thick (mm)Pitch (mm)
28DWSOICR-PDSO-G20TUBETHS5671AI 7.517.92.351.27
Application notes
• Wideband Complementary Current Output DAC Single-Ended Interface
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps | Doc
• Noise Analysis for High Speed Op Amps (Rev. A)
As system bandwidths have increased, an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not, however, particularly comfortable with the calculations required to predic | Doc
Evaluation Kits
THS5671EVM: THS5671A Evaluation Module
TSW2200EVM: TSW2200 Low-Cost Portable Power Supply Evaluation Module


Features, Applications

Member of the Pin-Compatible CommsDAC Product Family 125 MSPS Update Rate 14-Bit Resolution Spurious Free Dynamic Range (SFDR) to Nyquist at 40 MHz Output: 63 dBc 1 ns Setup/Hold Time Differential Scalable Current Outputs: 20 mA On-Chip 1.2 V Reference 3 V and 5 V CMOS-Compatible Digital Interface Straight Binary or Twos Complement Input Power Dissipation: 5 V, Sleep Mode: 5 V Package: 28-Pin SOIC and TSSOP


The a 14-bit resolution digital-to-analog converter (DAC) specifically optimized for digital data transmission in wired and wireless communication systems. The 14-bit DAC is a member of the CommsDAC series of high-speed, low-power CMOS digital-to-analog converters. The CommsDAC family consists of pin compatible 12-, 10-, and 8-bit DACs. All devices offer identical interface options, small outline package, and pinout. The THS5671A offers superior ac and dc performance while supporting update rates to 125 MSPS. The THS5671A operates from an analog supply 5.5 V. Its inherent low power dissipation 175 mW ensures that the device is well-suited for portable and low-power applications. Lowering the full-scale current output reduces the power dissipation without significantly degrading performance. The device features a SLEEP mode, which reduces the standby power to approximately 25 mW, thereby optimizing the power consumption for system needs. The THS5671A is manufactured in Texas Instruments advanced high-speed mixed-signal CMOS process. A current-source-array architecture combined with simultaneous switching shows excellent dynamic performance. On-chip edge-triggered input latches and 1.2 V temperature-compensated bandgap reference provide a complete monolithic DAC solution. The digital supply range 5.5 V supports 3 V and 5 V CMOS logic families. Minimum data input setup and hold times allow for easy interfacing with external logic. The THS5671A supports both a straight binary and twos complement input word format, enabling flexible interfacing with digital signal processors. The THS5671A provides a nominal full-scale differential output current 20 mA and >300 k output impedance, supporting both single-ended and differential applications. The output current can be directly fed to the load (e.g., external resistor load or transformer), with no additional external output buffer required. An accurate on-chip reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA, with no significant degradation of performance. This reduces power consumption and provides 20 dB gain range control capabilities. Alternatively, an external reference voltage and control amplifier may be applied in applications using a multiplying DAC. The output voltage compliance range 1.25 V.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. CommsDAC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

The THS5671A is available in both a 28-pin SOIC and TSSOP package. The device is characterized for operation over the industrial temperature range to 85C.

C1 SLEEP EXTLO 1.2 V REF 1 nF EXTIO CEXT 2 k RBIAS BIASJ I BIAS DVDD D[13:0] Logic Control + Control AMP 0.1 F AVDD

TERMINAL NAME AGND AVDD BIASJ CLK COMP2 D[13:0] DGND DVDD EXTIO NO. I/O DESCRIPTION Analog ground return for the internal analog circuitry Positive analog supply voltage 5.5 V) Full-scale output current bias External clock input. Input data latched on rising edge of the clock. Compensation and decoupling node, requires 0.1 F capacitor to AVDD. Internal bias node, requires 0.1 F decoupling capacitor to AGND. Data bits 0 through D13 is most significant data bit (MSB), D0 is least significant data bit (LSB). Digital ground return for the internal digital logic circuitry Positive digital supply voltage 5.5 V) Used as external reference input when internal reference is disabled (i.e., EXTLO = AVDD). Used as internal reference output when EXTLO = AGND, requires 0.1 F decoupling capacitor to AGND when used as reference output. Internal reference ground. Connect to AVDD to disable the internal reference source. DAC current output. Full scale when all input bits are set 1 Complementary DAC current output. Full scale when all input bits are 0 Mode select. Internal pulldown. Mode 0 is selected if this pin is left floating or connected to DGND. See timing diagram. Asynchronous hardware power down input. Active high. Internal pulldown. Requires s to power down but ms to power up.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, AVDD (see Note 6.5 V DVDD (see Note 6.5 V Voltage between AGND and DGND. 0.5 V Supply voltage range, AVDD to DVDD. 6.5 V CLK, SLEEP, MODE (see Note V to DVDD 0.3 V Digital input D13D0 (see Note V to DVDD IOUT1, IOUT2 (see Note V to AVDD COMP1, COMP2 (see Note V to AVDD 0.3 V EXTIO, BIASJ (see Note V to AVDD 0.3 V EXTLO (see Note 0.3 V Peak input current (any input). 20 mA Peak total input current (all inputs). 30 mA Operating free-air temperature range, TA: to 85C Storage temperature range. to 150C Lead temperature mm (1/16 inch) from the case for 10 seconds. 260C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. Measured with respect to AGND. 2. Measured with respect to DGND.


Related products with the same datasheet
Some Part number from the same manufacture Texas Instruments, Inc.
THS5671AIDWR ti THS5671A, 14-Bit, 125 Msps, Commsdac, Diff. Scalable Current Outputs Between 2mA to 20mA
THS5671APW 14-bit, 125 Msps, Commsdace Digital-to-analog Converter
THS5671EVM 14-BIT, 125 Msps, Commsdac, Diff. Scalable Current Outputs Between 2MA to 20MA, 3V & 5V Digital I/f
THS6002 Dual Differential Line Drivers And Receivers
THS6002CDWP ti THS6002, Dual Differential Line Driver/receiver
THS6002DWP Dual Differential Line Drivers And Receivers
THS6002IDWP ti THS6002, Dual Differential Line Driver/receiver
THS6007CPWP ti THS6007, Dual Differential Line Drivers And Low-power Receivers
THS6012 500-ma Dual Differential Line Driver
THS6012CDWP ti THS6012, 500-mA Dual Differential Line Driver
THS6012CGQE 500-ma Dual Differential Line Driver
THS6012IDWP ti THS6012, 500-mA Dual Differential Line Driver
THS6012IGQE 500-ma Dual Differential Line Driver
THS6012IGQER ti THS6012, 500-mA Dual Differential Line Driver
THS6022 250-ma Dual Differential Line Driver
THS6022CGQER ti THS6022, 250-mA Dual Differential Line Driver

MAX207IDW : ti MAX207, 5-V Multichannel RS-232 Line Driver/receiver With +/-15-kV Esd Protection

SN54ACT08J : Quadruple 2-input Positive-and Gates

TMX320VC5421GGU200 : Digital Signal Processor

UAF42 :

CD74HC7266MTG4 : Dual 2-bit Bistable Transparent Latch

UC1861QTR : Resonant-mode Power Supply Controllers

LM3S5G56-IQR80-A0 : Stellaris Microcontroller Stellaris Microcontroller

SN74AS20NE4 : Logic - Gate And Inverter Integrated Circuit (ics) NAND Gate Tube 400A, 8mA 4.5 V ~ 5.5 V; IC GATE NAND DUAL 4INP 14-DIP Specifications: Number of Circuits: 2 ; Package / Case: 14-DIP (0.300", 7.62mm) ; Logic Type: NAND Gate ; Packaging: Tube ; Mounting Type: Through Hole ; Number of Inputs: 4 ; Current - Output High, Low: 400A, 8mA ; Operating Temperature: 0C ~ 70C ; Voltage - Supply: 4.5 V ~ 5.5 V ; Lead Free Sta

SN74LS279ADG4 : ti SN74LS279A, Quad /S-/R Latches

SN74LVC1G66DBVRG4 : Analog Switches ti SN74LVC1G66, Single Analog Switch

MAX232DR : IC DUAL EIA-232 DRVR/RCVR 16SOIC Texas Instruments' MAX232 devices are dual drivers/receivers that include a capacitive voltage generator to supply TIA/EIA-232-F voltage levels from a single 5 V supply. Each receiver converts TIA/EIA-232-F inputs to 5 V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typica

Same catergory

AD670 : 8-bit Signal Conditioning ADC.. Complete 8-Bit Signal Conditioning A/D Converter Including Instrumentation Amp and Reference Microprocessor Bus Interface 10 s Conversion Speed Flexible Input Stage: Instrumentation Amp Front End Provides Differential Inputs and High Common-Mode Rejection No User Trims Required No Missing Codes Over Temperature Single +5 V Supply Operation Convenient.

AD7827 : 3/5V, 1 Msps, 8-Bit, Serial Interface Sampling ADC. 8-Bit Half-Flash ADC with 420 ns Conversion Time 200 ns Acquisition Time 8-Lead Package On-Chip Track-and-Hold On-Chip 2.5 V Reference with 2% Tolerance Operating Supply Range: V 10% and V 10% s 3 V and 5 V DSP/Microcontroller Compatible Serial Interface Automatic Power-Down at End of Conversion Input Ranges 2 V, VDD 2.5 V, VDD 5 V The is a high speed,.

AD9761 : 10-Bit, Complete, 40 Msps, Dual Transmit D/A Converter. Complete 10-Bit, 40 MSPS Dual Transmit DAC Excellent Gain and Offset Matching Differential Nonlinearity Error: 0.5 LSB Effective Number of Bits: 9.5 Signal-to-Noise and Distortion Ratio: 59 dB Spurious-Free Dynamic Range: dB 2 Interpolation Filters 20 MSPS/Channel Data Rate Single Supply: 5.5 V Low Power Dissipation: (3 V Supply @ 40 MSPS) On-Chip Reference.

ADC-228 : 20mhz, Complete Flash ADC: 8-bit. 8-Bit flash A/D converter 20MHz sampling rate Complete support circuitry Low power, 1.5W 7MHz full power bandwidth Sample-hold not required Three-state outputs MIL-STD-883 versions The ADC-228 combines analog front-end circuitry and a flash A/D converter to digitize high-speed analog signals at a rate of 20 million samples per second. The ADC-228 contains.

ADS5221 : 12-bit, 65MSPS, +3.3V Analog-to-digital Converter. HIGH SNR: 70dB HIGH SFDR: 88dBFS LOW POWER: 285mW INTERNAL/EXTERNAL REFERENCE OPTION SINGLE-ENDED OR FULLY DIFFERENTIAL ANALOG INPUT FLEXIBLE DUTY CYCLE ADJUST CIRCUITRY LOW DNL: 0.5LSB SINGLE +3.3V SUPPLY OPERATION TQFP-48 The is a pipeline, CMOS Analog-to-Digital Converter (ADC) that operates from a single +3.3V power supply. This converter provides.

CXD1176Q : 8-bit 20MSPS Video A/D Converterwith Clamp Function. The an 8-bit CMOS A/D converter for video use that a sync clamp function. The adoption a 2 step-parallel method realizes low power consumption and a maximum conversion speed of 20MSPS. Resolution power: 1/2LSB (DL) Maximum sampling frequency: 20MSPS Low power consumption: 60mW (at 20MSPS typ.) (Reference current excluded) Built-in sync type clamp.

ICL7137 : Display Output ADC. Low-Power, 3 1/2 Digit A/D Converter.

LTC2400 : 24-Bit Power no Latency Delta-sigma ADC in SO-8. 24-Bit ADC in SO-8 Package 4ppm INL, No Missing Codes 4ppm Full-Scale Error Single Conversion Settling Time for Multiplexed Applications 0.5ppm Offset 0.3ppm Noise Internal Oscillator--No External Components Required 110dB Min, 50Hz/60Hz Notch Filter Reference Input Voltage: 0.1V to VCC Live Zero--Extended Input Range Accommodates 12.5% Overrange and Underrange.

MAX1117EVSYS : MAX1117EVSYS Evaluation System For The MAX1115/MAX1116/MAX1117/MAX1118/MAX1119.

MAX5885 : High-Speed Data Converters. MAX5885 3.3V, 16-Bit, 200Msps High Dynamic Performance DAC With CMOS Inputs.

XWM8728EDS : 24-bit, 192khz Stereo DAC With Volume Control And DSD Support.

ADC122S101 : 2 Channel, 1MSPS 12-Bit A/D Converter The ADC122S101 is a low-power, two-channel CMOS 12-bit analog-to-digital converter with a high-speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC122S101 is fully specified over a sample rate range of 500 kSPS to 1 MSPS. The converter is based.

AD9788 : Dual 16-Bit 800 MSPS DAC With Low Power 32-Bit Complex NCO The AD9785/AD9787/AD9788 are 12-bit, 14-bit, and 16-bit, high dynamic range TxDAC devices, respectively, that provide a sample rate of 800 MSPS, permitting multicarrier generation up to the Nyquist frequency. are included for optimizing direct conversion transmit applications, including complex.

AD7192 : 4.8 KHz Ultra-Low Noise 24-Bit Sigma-Delta ADC With PGA The AD7192 is a low noise, complete analog front end for high precision measurement applications. It contains a low noise, 24-bit sigma-delta (?-?) analog-to-digital converter (ADC). The on-chip low noise gain stage means that signals of small amplitude can be interfaced directly to the ADC. The device.

0-C     D-L     M-R     S-Z