Details, datasheet, quote on part number: THS5651PW
PartTHS5651PW
CategoryData Conversion => Multiplying Data Converters
Description10-bit, 125 Msps, Commsdace Digital-to-analog Converter
CompanyTexas Instruments, Inc.
DatasheetDownload THS5651PW datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Member of the Pin-Compatible CommsDACTM Product Family 125 MSPS Update Rate 10-Bit Resolution Superior Spurious Free Dynamic Range Performance (SFDR) to Nyquist at 40 MHz Output: 62 dBc 1 ns Setup/Hold Time Differential Scalable Current Outputs: 20 mA On-Chip 1.2-V Reference 3 V and 5 V CMOS-Compatible Digital Interface Straight Binary or Twos Complement Input Power Dissipation: 5 V, Sleep Mode: 5 V Package: 28-Pin SOIC and TSSOP

SOIC (DW) OR TSSOP (PW) PACKAGE (TOP VIEW)
CLK DVDD DGND MODE AVDD IOUT1 IOUT2 AGND COMP1 BIASJ EXTIO EXTLO SLEEP
description

The a 10-bit resolution digital-to-analog converter (DAC) specifically optimized for digital data transmission in wired and wireless communication systems. The 10-bit DAC is a member of the CommsDAC series of high-speed, low-power CMOS digital-to-analog converters. The CommsDAC family consists of pin compatible 12-, 10-, and 8-bit DACs. All devices offer identical interface options, small outline package and pinout. The THS5651A offers superior ac and dc performance while supporting update rates to 125 MSPS. The THS5651A operates from an analog supply 5.5 V. Its inherent low power dissipation 175 mW ensures that the device is well suited for portable and low-power applications. Lowering the full-scale current output reduces the power dissipation without significantly degrading performance. The device features a SLEEP mode, which reduces the standby power to approximately 25 mW, thereby optimizing the power consumption for system needs. The THS5651A is manufactured in Texas Instruments advanced high-speed mixed-signal CMOS process. A current-source-array architecture combined with simultaneous switching shows excellent dynamic performance. On-chip edge-triggered input latches and 1.2 V temperature compensated bandgap reference provide a complete monolithic DAC solution. The digital supply range 5.5 V supports 3 V and 5 V CMOS logic families. Minimum data input setup and hold times allow for easy interfacing with external logic. The THS5651A supports both a straight binary and twos complement input word format, enabling flexible interfacing with digital signal processors. The THS5651A provides a nominal full-scale differential output current 20 mA and >300 k output impedance, supporting both single-ended and differential applications. The output current can be directly fed to the load (e.g., external resistor load or transformer), with no additional external output buffer required. An accurate on-chip reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA, with no significant degradation of performance. This reduces power consumption and provides 20 dB gain range control capabilities. Alternatively, an external reference voltage and control amplifier may be applied in applications using a multiplying DAC. The output voltage compliance range 1.25 V.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. CommsDAC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

The THS5651A is available in both a 28-pin SOIC and TSSOP package. The device is characterized for operation over the industrial temperature range to 85C.

C1 SLEEP EXTLO 1.2 V REF 1 nF EXTIO CEXT 2 k RBIAS DVDD D[9:0] Logic Control 50 RLOAD BIASJ I BIAS + Control AMP 0.1 F AVDD

TERMINAL NAME AGND AVDD BIASJ CLK COMP2 D[9:0] DGND DVDD EXTIO NO. I/O DESCRIPTION Analog ground return for the internal analog circuitry Positive analog supply voltage 5.5 V) Full-scale output current bias External clock input. Input data latched on rising edge of the clock. Compensation and decoupling node, requires 0.1 F capacitor to AVDD. Internal bias node, requires 0.1 F decoupling capacitor to AGND. Data bits 0 through D9 is most significant data bit (MSB), D0 is least significant data bit (LSB). Digital ground return for the internal digital logic circuitry Positive digital supply voltage 5.5 V) Used as external reference input when internal reference is disabled (i.e., EXTLO = AVDD). Used as internal reference output when EXTLO = AGND, requires 0.1 F decoupling capacitor to AGND when used as reference output Internal reference ground. Connect to AVDD to disable the internal reference source DAC current output. Full scale when all input bits are set 1 Complementary DAC current output. Full scale when all input bits are 0 Mode select. Internal pulldown. Mode 0 is selected if this pin is left floating or connected to DGND. See timing diagram. No connection Asynchronous hardware power down input. Active High. Internal pulldown. Requires s to power down but ms to power up.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, AVDD (see Note 6.5 V DVDD (see Note 6.5 V Voltage between AGND and DGND. 0.5 V Supply voltage range, AVDD to DVDD. 6.5 V CLK, SLEEP, MODE (see Note V to DVDD 0.3 V Digital input D9D0 (see Note V to DVDD IOUT1, IOUT2 (see Note V to AVDD COMP1, COMP2 (see Note V to AVDD 0.3 V EXTIO, BIASJ (see Note V to AVDD 0.3 V EXTLO (see Note 0.3 V Peak input current (any input). 20 mA Peak total input current (all inputs). 30 mA Operating free-air temperature range, TA: to 85C Storage temperature range. to 150C Lead temperature mm (1/16 inch) from the case for 10 seconds. 260C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. Measured with respect to AGND. 2. Measured with respect to DGND.


 

Related products with the same datasheet
THS5651DW
Some Part number from the same manufacture Texas Instruments, Inc.
THS5661 12-bit, 100 Msps, Commsdace Digital-to-analog Converter
THS5661A 12-bit, 125 Msps, Commsdac(tm) Digital-to-analog Converter
THS5661ADW 12-bit, 125 Msps, Commsdace Digital-to-analog Converter
THS5661AI 12-bit, 125 Msps, Commsdac(tm) Digital-to-analog Converter
THS5661AIDW ti THS5661A, 12-Bit, 125 Msps, Commsdac, Diff. Scalable Current Outputs Between 2mA to 20mA
THS5661APW 12-bit, 125 Msps, Commsdace Digital-to-analog Converter
THS5661EVM 12-bit, 100 Msps, Commsdace Digital-to-analog Converter
THS5661IDW ti THS5661, 12-Bit, 125 Msps, Commsdac, Diff. Scalable Current Outputs Between 2mA to 20mA
THS5661PW 12-bit, 125 Msps, Commsdace Digital-to-analog Converter
THS5671A 14-bit, 125 Msps, Commsdac(tm) Digital-to-analog Converter
THS5671ADW 14-bit, 125 Msps, Commsdace Digital-to-analog Converter
THS5671AI 14-bit, 125 Msps, Commsdac(tm) Digital-to-analog Converter
THS5671AIDW ti THS5671A, 14-Bit, 125 Msps, Commsdac, Diff. Scalable Current Outputs Between 2mA to 20mA
THS5671APW 14-bit, 125 Msps, Commsdace Digital-to-analog Converter
THS5671EVM 14-BIT, 125 Msps, Commsdac, Diff. Scalable Current Outputs Between 2MA to 20MA, 3V & 5V Digital I/f
THS6002 Dual Differential Line Drivers And Receivers
THS6002CDWP ti THS6002, Dual Differential Line Driver/receiver
THS6002DWP Dual Differential Line Drivers And Receivers
THS6002EVM
THS6002IDWP ti THS6002, Dual Differential Line Driver/receiver
THS6007

74AC11194N : ti 74AC11194, 4-Bit Bidirectional Universal Shift Registers

SN74ABT2241DBR : Non-Inverting Buffers and Drivers ti SN74ABT2241, Octal Buffers And Line/mos Drivers With 3-State Outputs

SN74HCT240 : Bus Oriented Circuits Octal Line Driver/buffer With Inverting 3-state Outputs

SN75ALS130N : Non-Standard Line Circuits ti SN75ALS130, Quadruple Line Driver

SN74AHC126PWE4 : HEX Inverters

MAX232EIPWR : DUAL Rs-232 Driver/receiver WITH Iec61000-4-2 Protection

TPS62202DBVRG4 : High-efficiency, Sot23 Step-down, Dc-dc Converter

TLE2081CDG4 : Linear - Amplifier - Instrumentation, Op Amps, Buffer Amp Integrated Circuit (ics) J-FET Tube 1.7mA 4.5 V ~ 38 V, 2.25 V ~ 19 V; IC OPAMP JFET 10MHZ SGL HS 8SOIC Specifications: Packaging: Tube ; Amplifier Type: J-FET ; Number of Circuits: 1 ; Package / Case: 8-SOIC (0.154", 3.90mm Width) ; Slew Rate: 45 V/s ; Gain Bandwidth Product: 10MHz ; Current - Supply: 1.7mA ; Current - Output / Channel: 48mA ; Voltage - Supply, Single/Dual (): 4.5 V ~ 38 V, 2.25 V

 
0-C     D-L     M-R     S-Z