|Category||Timing Circuits => Clock Generators|
|Description||Low-voltage 1:10 Differential|
|Datasheet||Download SK10EP111 datasheet
The is a low skew 1-to-9 differential driver designed with clock distribution in mind. The SK10/100LVE111's function and performance are similar to the SK100E111, with the added feature of low voltage operation. It accepts one signal input which can be either differential or single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. The device is specifically designed, modeled, and produced with low skew as the key goal. Optimal design and layout serve to minimize gate-to-gate skew within a device, and characterization is used to determine process control limits that ensure consistent tpd distributions from lot to lot. The net result is a dependable, guaranteed low skew device. To ensure that the tight skew specification is met, it is necessary that both sides of the differential output are terminated into 50, even if only one side is being used. In most applications, all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side as the pair(s) being used on that side in order to maintain minimum skew. Failure do so will result in small degradations of propagation delay (on the order 1020ps) of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin. The SK10/100LVE111, as with most other ECL devices, can be operated from a positive VCC supply in PECL mode. This allows the to be used for high performance clock distribution in +3.3V systems. Designers can take advantage of the LVE111's performance to distribute low skew clocks across the backplane or the board. In a PECL environment, series or Thevenin line terminations are typically used as they require no additional power supplies. For systems incorporating GTL, parallel termination offers the lowest power by taking advantage of the 1.2V supply as a terminating voltage.Features
200 ps Part-to-Part Skew 50 ps Output-to-Output Skew Differential Design VBB Output Voltage and Temperature Compensated Outputs Low Voltage VEE Range 3.8V 75K Internal Input Pulldown Resistors Fully Compatible with MC100LVE111 Specified Over Industrial Temperature Range: to 85oC ESD Protection of >4000V Available in 28-pin PLCC PackageHIGH-PERFORMANCE PRODUCTS Package Information 28 Pin PLCC Package
NOTES: 1. Datums -L-, -M-, and -N- determined where top of lead shoulder exits plastic body at mold parting line. 2. DIM G1, true position to be measured at Datum -T-, Seating Plane. 3. DIM R and U do not include mold flash. Allowable mold flash 0.010 (0.250) per side. 4. Dimensioning and tolerancing per ANSI 1982. 5. Controlling Dimension: Inch. 6. The package top may be smaller than the package bottom 0.012 (0.300). Dimensions R and U are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body. 7. Dimension H does not include Dambar protrusion or intrusion. The Dambar protrusion(s) shall not cause the H dimension to be greater than 0.037 (0.940). The Dambar intrusion(s) shall not cause the H dimension to be smaller than 0.025 (0.635).
|Related products with the same datasheet|
|Some Part number from the same manufacture Semtech Corporation|
|SK10LVE111 Low-voltage 1:10 Differential|
|SK10LVE111E Low Voltage 1:9 Differential Ecl/pecl Clock Driver|
|SK12429LV High-frequency PLL Frequency Synthesizer|
|SK1500 1:5 Signal Distribution|
|SK1900 1:9 Signal Distribution|
|SK2111 1:10 Differential LVDS Clock Driver|
|SK2200 Lvpecl/hstl to HSTL 1:9 High-speed Transceiver Logic Bus Clock Driver|
|SK4400 Quad Buffer/receiver|
|SK4429 3 GHZ Quad Buffer / Receiver|
1N6128 : 500 W Axial Bi-polarity Transient Voltage Suppressors
ST2N3905 : PNP Silicon Epitaxial Planar Transistor
4020DN103Z9 : HIGH Voltage Capacitors Monolithic Ceramic TYPE
4040LX103K6 : HIGH Voltage Capacitors Monolithic Ceramic TYPE
HZ20L2 : Silicon Epitaxial Planer Zener Diodes
5040LN103J6 : HIGH Voltage Capacitors Monolithic Ceramic TYPE
HZ11LB2 : Silicon Epitaxial Planer Zener Diodes
4040DX103J5 : HIGH Voltage Capacitors Monolithic Ceramic TYPE
JANTX1N6112AUS : 0.85 A, 50 V, SILICON, SIGNAL DIODE Specifications: Package: HERMETIC SEALED, G5, 2 PIN ; Number of Diodes: 1 ; IF: 850 mA
SC1565IST-1.8TRT : FIXED/ADJUSTABLE POSITIVE LDO REGULATOR, 0.6 V DROPOUT, PSSO5 Specifications: Regulator Type: Low Dropout ; Output Polarity: Positive ; Output Voltage Type: Fixed, Adjustable / Variable ; Package Type: Other, TO-263, 5 PIN ; Life Cycle Stage: ACTIVE ; Output Voltage: 1.2 to 4.8 volts ; IOUT: 1.5 amps ; Dropout Voltage: 0.6000 volts
SC431CSK-2.TRT : 1-OUTPUT TWO TERM VOLTAGE REFERENCE, PDSO3 Specifications: Package Type: SOT23, Other, SOT-23, 3 PIN ; VREF: 2.45 to 36 volts
8725AY-01 : . 5 differential LVHSTL outputs Selectable differential CLKx, nCLKx input pairs CLKx, nCLKx pairs can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL Output frequency range: - 700MHz Input frequency range: - 700MHz VCO range: - 700MHz External feedback for "zero delay" clock regeneration with configurable frequencies Programmable.
CDC2582 : General Purpose/. 3.3v Phase-lock Loop Clock Driver With Differential Lvpecl Clock Inputs.
CDC391D : Non-PLL. ti CDC391, 1-To-6 Clock Driver With Selectable Polarity. TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS Low Output Skew for Clock-Distribution and Clock-Generation Applications TTL-Compatible Inputs and Outputs Distributes One Clock Input to Six Clock Outputs Polarity Control Selects True or Complementary Outputs Distributed VCC and GND Pins Reduce Switching Noise High-Drive Outputs 48-mA.
CY28408 : Clock Synthesizer With Differential Cpu Outputs compatible to Intel CK 408 Mobile Clock Synthesizer Support Intel P4 And Brookdale Cpu s 3.3V Power Supply Three Differential Cpu Clocks Ten Copies of Pci Clocks Six Copies of 3V66 Clocks SMBus Support With Read Back Capabilities Spread Spectrum Electromagnetic Interference (EMI) Reduction Dial-A-Frequency.
CY2907F14 : Clock Circuits. Programmable Clock. Single-PLL General-Purpose EPROM Programmable Clock Generator Single phase-locked loop architecture EPROM programmability Benefits Generates a custom frequency from an external source Easy customization and fast turnaround Factory-programmable CY2907I) or field-pro- Programming support available for all opportunities grammable & CY2907FI) device options.
DDU66C : 5-tap, Hcmos-interfaced Fixed Delay Line. Five equally spaced outputs Fits standard 14-pin DIP socket Low profile Auto-insertable Input & outputs fully CMOS interfaced & buffered T L fan-out capability The DDU66C-series device a 5-tap digitally buffered delay line. The IN Signal Input signal input (IN) is reproduced at the outputs (T1-T5), shifted in time an T1-T5 Tap Outputs amount given by the device.
F4200 : 3.3V 6 X 3.5mm Hcmos Ceramic SMD w/ Standby. OPTIONS 5.0V (F3400) Version Available 3.3V Operation HCMOS Output Standby Function Tape and Reel (2,000 pcs. STD) Pb Free Frequency Range (FO ) Storage Temperature Range (TSTG) Supply Voltage (VDD ) Input Current DD ) Output Symmetry (50% V DD) Rise Time ~ 90% VDD) (TR) Fall Time ~ 10% VDD) (TF) Output Voltage (VOL) (VOH ) Output Current (I OL) OH ) Output.
FMS7951 : Zero Delay Clock Multiplier. Low Voltage CMOS or PECL reference input to 175 MHz of output frequency Nine configurable outputs Output enable pin pS of output to output skew pS of Cycle to Cycle Jitter VDD Range 3.3V ±0.2V Commercial temperature range Available in 32 pin TQFP It has four banks of configurable outputs. By externally connecting one of the outputs to FBIN, the internal.
HS-800 : XO XO ECL Oscillators. Thru-hole Leaded 4 Pin (14 PIN) Frequency Range (Mhz) : 15.0 - 250.0 Output/input : Single, -5.2V.
ICS570A : Zero Delay w/Multiply/Divide. Multiplier And Zero Delay Buffer. The is a high performance Zero Delay Buffer (ZDB) which integrates ICS' proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended for 5V designs and the B version for 3.3V designs. The chip is part of ICS' ClockBlocksTM family, and was designed as a performance upgrade to meet today's higher speed and lower voltage.
MVS : Package = 9 X 14 MM J-lead ;; Frequency = 1.544 to 160.000 MHZ ;; Output Logic = Hcmos/ttl ;; Supply Voltage = 5.0 Volt.
PLL202-16 : Ali, Via, Sis, Intel 440BX Chipset FTGS , Freq. Progr., Power Mgt, Wdt, Drive Ctrl, SST.
PLL350-2140A : High Performance Signal Source. Model: PLL350-2140A Rev: A Date: 4/17/2003 Customer: VARI-L COMPANY Operating Temperature Range: AppNote: 109, Opt. ° C) Parameter Frequency Range Step Size Settling Time - To within 1.0 kHz Output Power Output Phase Noise: 1 kHz 100 kHz 800 kHz Power Supply Current Spurious Product - 200 kHz Reference Feedthrough Harmonic Suppression: 2nd Harmonic.
SL2100B : PLL Frequency Converters->PLL Up & Down Converters. = Single Chip Synthesized Broadband Converter ;; Package Type = Ssop ;; No. Of Pins = 28.
SY100H641A : Single-supply Pecl-to-ttl 1:9 Clock Driver (80MHz). Input frequencies to 80MHz PECL-to-TTL version of popular ECLinPS E111 Guaranteed low skew Latched input Differential ECL internal design VBB output for single-ended operation Single +5V supply Reset/enable Extra TTL and ECL power/ground pins Choice of ECL compatibility: MECL (100Hxxx) s ESD protection 2000V s Fully compatible with Motorola MC10H641/100H641.
V630ME10 : Package Style = MINI-14H ;; Frequency (MHz) = 2800 to 2870 ;; N@10KHz (dBc/Hz) = -94 ;; Tuning Voltage (Vdc) = 0.50 to 4.50 ;; Tuning Sensitivity (MHz/V) = 65 ;; Power (dBm) = 6.25 ± 3.25 ;; Op.temp ( C) = -40 to 85 ;; VCC (Vdc) = 4.50 ;; Icc (mA) = 15.
W245-30H : EMI Reduction. Emi Suppression. Cypress PREMISTM family offering Generates an EMI optimized clocking signal at the output Selectable output frequency range Single or 10% down or center spread output Integrated loop filter components Operates with or 5V supply Low power CMOS design Available in 20-pin SSOP (Small Shrunk Outline Package) Supply Voltages:. VDD 3.3V±0.3V or VDD = 5V±10%.
ISL12022M : Real Time Clock With Embedded Crystal, ±5ppm Accuracy Low Power RTC With Battery Backed SRAM, Integrated ±5ppm Temperature Compensation, And Auto Daylight Saving The ISL12022M device is a low power real time clock (RTC) with an embedded temperature sensor and crystal. Device functions include oscillator compensation, clock/calendar, power fail and low battery.
HMC876LC3C : 20 Gbps Clocked Comparator With RSECL Output Stage The HMC876LC3C is a SiGe monolithic, ultra fast comparator which reduced swing ECL output drivers and clock inputs. The comparator supports 20 Gbps operation while providing 120 ps clock to data output delay and 60 ps minimum pulse width with 0.2 ps rms random jitter (RJ). 25 Gbps operation can be achieved.