Details, datasheet, quote on part number: M377S3323MT0
PartM377S3323MT0
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx8)x18+Drive ICx3+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S3323MT0 datasheet
  

 

Features, Applications

32Mx72 SDRAM DIMM with PLL & Register based 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 32M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S3323MT0 consists of eighteen CMOS 16Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, three 18bits Drive ICs for input control signal and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. One 0.22uF and two 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual Inline Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clockcycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 48 77 VDD 53 82 VSS DQ17 84

Pin Name ~ CS3 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL DU NC Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Column address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Write protection Dont use No connection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

* SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM. Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tSS prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA9 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected to VCC. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be wirte-protected. Power and ground for the input buffers and the core logic.

Address Bank Select Address Row Address Strobe Column Address Strobe Write Enable Data Input/Output Mask

Data Input/Output Check bit Write Protection Power Supply/Ground


Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S3323MT0-C1H
M377S3323MT0-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S3323MT0-C1H Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S5658MT3 Description = M377S5658MT3 256Mx72 Sdram Dimm With PLL & Register Based on Stacked 256Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 2048 ;; Organization = 256Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6428AT3 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428BT3
M377S6428MT1 Description = M377S6428MT1 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on Stacked 64Mx4, 4Banks 4K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6428MT2 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428MT3
M377S6450AT3 Description = M377S6450AT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6450BT3 Description = M377S6450BT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6450CT3
M377S6450DT3 Description = M377S6450DT3 64M X 72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6453AT0 Description = M377S6453AT0 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6453BT0 Description = M377S6453BT0 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6453CT0 Description = M377S6453CT0 64M X 72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6453DT0 Description = M377S6453DT0 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M381L1713BT0 Description = M381L1713BT0 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A2,B0,A0 ;; #of Pin = 184 ;; Power
M381L1713BT1 Description = M381L1713BT1 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A0,A2,B0 ;; #of Pin = 184 ;; Power
M381L1713CT1
M381L1713CTL Description = M381L1713CTL 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A0,A2,B0 ;; #of Pin = 184 ;; Power
M381L1713DTL Description = M381L1713DTL 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = B3,A2,B0,A0 ;; #of Pin = 184 ;; Power
M381L1713DTM Description = M381L1713DTM 16M X 72 DDR Sdram 184pin Dimm Based on 16M X 8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = B3 ;; #of Pin = 184 ;; Power

K4F661611B : Buffered DIMM Description = M364C0884BT0 Fast Page Mode:8Mx64 DRAM Dimm Using 4Mx16,4K&8K Refresh,5V ;; Density(MB) = 64 ;; Organization = 8Mx64 ;; Mode = Fast Page ;; Refresh = 8K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (4Mx16)x8+Drive ICx2 ;; Production Status = Eol ;; Comments = B

K7B803225B-QC65 : SB & SPB Description = K7B803225B 256Kx36 & 256Kx32 & 512Kx18-Bit Synchronous Burst SRAM ;; Organization = 256Kx32 ;; Operating Mode = SB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 6.5,7.5,8.5 ;; Speed-tcyc (MHz) = 133,117,100 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP ;; Production Status = Mass Product

K7M161825A-FI85 : NtRAM(FT & PP) Description = K7M161825A 1Mx18-Bit Flow Through NtRAM™ ;; Organization = 1Mx18 ;; Operating Mode = FT(SB) ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 7.5,8.5,1.0 ;; Speed-tcyc (MHz) = 133,117,100 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP,165FBGA ;; Production Status = Mass Production ;; Co

K7P803666B : Ultra Speed Sync SRAM->Late Write(R-R, R-L) Description = K7P803666B 256Kx36 & 512Kx18 Synchronous Pipelined SRAM ;; Organization = 256Kx36 ;; VDD(V) = 2.5 ;; Access Time-tCD(ns) = 1.5,1.6,2.0 ;; Speed-tcyc (MHz) = 333,300,250 ;; I/o Voltage(V) = 1.5(Max. 2.0) ;; Package = 119BGA ;; Production Status = Mass Production ;; Comments = -

K9K1208Q0C-D : 512M bit Description = K9K1208Q0C 64M X 8 Bit NAND Flash Memory ;; Organization = 64Mx8 ;; Operating Voltage(V) = 1.7~1.95 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 63TBGA ;; Production Status = Mass Production ;; Comments = 0.12um

AT-LC-P-M6-15-B : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

AT-SC-A-SM-18-D : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

S524L50X51-RCT : 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 Specifications: Memory Category: PROM, EEPROM ; Density: 16 kbits ; Number of Words: 2 k ; Bits per Word: 8 bits ; Package Type: DIP, DIP-8 ; Pins: 8 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Data Rate: 0 MHz ; Operating Temperature: -25 to 70 C (-13 to 158 F)

Same catergory

AT49F2048 : 2-mb (128kx16) 5-v Only Flash Memory. 5V Read 5V Reprogramming Fast Read Access Time 70 ns Internal Erase/Program Control Sector Architecture One 8K Words (16K bytes) Boot Block with Programming Lockout Two 8K Words (16K bytes) Parameter Blocks One 104K Words (208K bytes) Main Memory Array Block Fast Sector Erase Time - 10 seconds Word-By-Word Programming - 50 s/Word Hardware.

BS62LV4000 : SRAM. Wide Vcc operation voltage ~ 3.6V Very low power consumption : Vcc = 3.0V C-grade: 20mA (Max.) operating current I -grade: 25mA (Max.) operating current 0.5uA (Typ.) CMOS standby current High speed access time -70 70ns (Max) at Vcc -10 100ns (Max) at Vcc = 3.0V Automatic power down when chip is deselected Three state outputs and TTL compatible Fully.

DPS128X16BN3 : 128kx16 High Speed CMOS SRAM. The DPS128X16Cn3/DPS128X16Bn3 High Speed SRAM `'STACK'' modules are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC). Available in straight leaded, `'J'' leaded or gullwing leaded packages, or mounted a 50-pin PGA co-fired ceramic substrate. The module packs 2-Megabits of low-power CMOS.

DPS1MX8MKN3-A : 8 MB High Speed CMOS SRAM. : The DPS1MX8MKN3-A High Speed SRAM `'STACK'' devices are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate having side-brazed leads. The device packs 8-Megabits of low-power CMOS static RAM 600-mil-wide, 32-pin dual-in-line package. The DPS1MX8MKN3-A.

EDI8L32512C : MCPSRAM. Organization = 512Kx32 ;; Speed (ns) = 15-20 ;; Volt = 5 ;; Package = 68 PLCC ;; Temp = C ;;.

HYMD232726L8 : 256 MB. 32Mx72 Bits Unbuffered DDR Sdram Dimm. Hynix HYMD232726(L)8-K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules (DIMMs) which are organized as 32Mx72 high-speed memory arrays. Hynix HYMD232726(L)8-K/H/L series consists of nine 32Mx8 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD232726(L)8-K/H/L series provide a high.

HYS64D128020GBDL-7-A : 128MB-1GB, 200pin Small Outlines For Laptop. 2.5V 200Pin DDR-I SDRAM Small Outline Modules 1GB Module & PC2700 Preliminary Data Sheet V0.6, 2003-01-07 200-pin Unbuffered 8-Byte Dual-In-Line DDR-I SDRAM non-parity Small Outline Modules x 64 organization with two memory banks JEDEC standard Double Data Rate Synchronous DRAMs (DDR-I SDRAM) Single +2.5V 0.2V) power supply Uses eight 1Gbit DDR-I SDRAM.

K4S643232E : 2m X 32 Sdram 512k X 32bit X 4 Banks Synchronous DRAM LVTTL ( 3.3v ). Samsung Electronics reserves the right to change products or without notice. Initial draft Extended temperature 85c 3.3V Power supply (VDD &VDDQ) Supported 90-ball FBGA as well 86 - TSOP 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs CAS latency & 3) Burst length Full page) Burst.

K7J160882B : DDR II(CIO/SIO). = K7J160882B 512K X 36 & 1M X 18 & 2M X 8 DDR ii Sio b2 SRAM ;; Organization = 2Mx8 ;; VDD(V) = 1.8 ;; Access Time-tCD(ns) = 0.45,0.45,0.45,0.50 ;; Cycle Time(MHz) = 300,250,200,167 ;; I/o Voltage(V) = 1.5,1.8 ;; Package = 165FBGA ;; Production Status = Engineering Sample(Q3,'03) ;; Comments = Sio.

M364C0404BT0 : Buffered DIMM. = M364C0404BT0 Fast Page Mode:4Mx64 DRAM Dimm Using 4Mx16,4K&8K Refresh,5V ;; Density(MB) = 32 ;; Organization = 4Mx64 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (4Mx16)x4+Drive ICx2 ;; Production Status = Eol ;; Comments = Buffered.

CAT13008 : The CAT13008 (see table below) is a memory and supervisory solution for microcontroller based systems. A CMOS serial EEPROM memory and a system power supervisor with brown-out protection are integrated together. Memory interface is via Microwire serial protocol. The CAT13008 provides a precision VCC sense circuit with two reset output options: CMOS.

CY7C1268V18 : 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) The CY7C1266V18, CY7C1277V18, CY7C1268V18, and CY7C1270V18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II+ architecture. The DDR-II+ consists of an SRAM core with advanced synchronous peripheral circuitry..

M381L2923MT1-CA0 : 128M X 72 DDR DRAM MODULE, 0.8 ns, DMA184. s: Memory Category: DRAM Chip ; Density: 9663676 kbits ; Number of Words: 128000 k ; Bits per Word: 72 bits ; Package Type: DIMM-184 ; Pins: 184 ; Supply Voltage: 2.5V ; Access Time: 0.8000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

M470L1624FT0-CA0 : 16M X 64 DDR DRAM MODULE, 0.75 ns, DMA200. s: Memory Category: DRAM Chip ; Density: 1073742 kbits ; Number of Words: 16000 k ; Bits per Word: 64 bits ; Package Type: SODIMM-200 ; Pins: 200 ; Supply Voltage: 2.5V ; Access Time: 0.7500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

W982516CH-6 : 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54. s: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 INCH, 0.80 MM PITCH, TSOP2-54 ; Pins: 54 ; Supply Voltage: 3.3V ; Access Time: 5.4 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z