Details, datasheet, quote on part number: M377S3323BT0-C1L
PartM377S3323BT0-C1L
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx8)x18+Drive ICx3+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S3323BT0-C1L datasheet
  

 

Features, Applications

32Mx72 SDRAM DIMM with PLL & Register based 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 32M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S3323BT0 consists of eighteen CMOS 16Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. One 0.22uF and two 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clockcycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE 148 VSS DQ55 152 VSS DQ59 157 VDD DQ63 162 VSS **SA2 168 VDD

Pin Name ~ CS3 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL DU NC Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Column address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Write protection Dont use No connection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM. Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tSS prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA9 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected to VCC. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be wirte-protected. Power and ground for the input buffers and the core logic.

Address Bank Select Address Row Address Strobe Column Address Strobe Write Enable Data Input/Output Mask

Data Input/Output Check bit Write Protection Power Supply/Ground


* Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S3323BT0-C1H
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323DT0 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323MT0 Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S5658MT3 Description = M377S5658MT3 256Mx72 Sdram Dimm With PLL & Register Based on Stacked 256Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 2048 ;; Organization = 256Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6428AT3 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428BT3
M377S6428MT1 Description = M377S6428MT1 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on Stacked 64Mx4, 4Banks 4K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6428MT2 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428MT3
M377S6450AT3 Description = M377S6450AT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6450BT3 Description = M377S6450BT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6450CT3
M377S6450DT3 Description = M377S6450DT3 64M X 72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6453AT0 Description = M377S6453AT0 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6453BT0 Description = M377S6453BT0 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6453CT0 Description = M377S6453CT0 64M X 72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6453DT0 Description = M377S6453DT0 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M381L1713BT0 Description = M381L1713BT0 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A2,B0,A0 ;; #of Pin = 184 ;; Power
M381L1713BT1 Description = M381L1713BT1 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A0,A2,B0 ;; #of Pin = 184 ;; Power
M381L1713CT1
M381L1713CTL Description = M381L1713CTL 16Mx72 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A0,A2,B0 ;; #of Pin = 184 ;; Power

K4R441869AN-CK8 : Description = K4R441869A Direct RDRAM™ ;; Organization = 256Kx18x32s ;; Voltage(V) = 2.5 ;; Refresh = 16K/32m ;; Speed(MHz)/ TRAC(ns) = 300/53.3,356/45,400/45 ;; Package = 62uBGA ;; Production Status = Eol ;; Comments = Ecc,mirrored Package

KM68U1000CLR-10L : Description = KM68U1000C 128K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 128Kx8 ;; Vcc(V) = 2.7~3.3 ;; Speed-tAA(ns) = 85,100 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 30 ;; Standby Current(uA) = 10 ;; Package = 32SOP,32TSOP1 ;; Production Status = Eol ;; C

KMM5362205C2WG : SIMM Description = KMM5362205C2WG 2MBx36 DRAM Simm Using 1MBx16 And 4MB Quad Cas Edo, 1KB Refresh ;; Density(MB) = 8 ;; Organization = 2Mx36 ;; Mode = Edo ;; Refresh = 1K/16ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (1Mx16)x4+(1Mx4)x2 ;; Production Status = Eol ;; Comments = Gold,

M368L3313CT1-CB0 : Description = M368L3313CT1 32Mx64 DDR Sdram 184pin Dimm Based on 16Mx8 ;; Density(MB) = 256 ;; Organization = 32Mx64 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = A2,B0,A0 ;; #of Pin = 184 ;; Power = C,l ;; Component Composition = (16Mx8)x16 ;; Production Status = Eol ;; Comments = -

S1T8512B01 : Description = S1T8512B01 Compander With Alc ;; Function = Compander ;; Features = Easy Gain Control For External Component Use,alc Circuit Included,mute Function Included ;; Package = 14DIP,14SOP ;; Production Status = Eol

M393T6453FG3-CC : DDR2 Registered Sdram Module 240pin Registered Module Based on 256mb F-die 72-bit ECC

KM416C12CT-L6 : 1M x 16bit CMOS Dynamic RAM with Extended Data Out

KFH2G16U2M-DED6 : Flash Memory(54mhz)

AT-SC-P-M5-05-B : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

 
0-C     D-L     M-R     S-Z