Details, datasheet, quote on part number: M377S3253BT3
PartM377S3253BT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (32Mx8)x9+Drive ICx2+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S3253BT3 datasheet
  

 

Features, Applications

32Mx72 SDRAM DIMM with PLL & Register based 4Banks 8K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 32M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S3253BT3 consists of nine CMOS 32Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, two 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,500mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD 161 DQ63 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA12, Column address ~ CA9 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected V SS through 47K Resistor. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

Notes : Address/Control Signals are connected to D2 through 100 ohms resistor.

A0~A9 RAS,CAS,WE DQM0,1,4,5 CS0 REGE PCLK2 10k VDD BDQM2,3,6,7 * Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen. SN74ALVC162835 B0A0~B0A9 BRAS,BCAS,BWE LE OE


 

Related products with the same datasheet
M377S3253BT3-C1H
M377S3253BT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S3253BT3-C1H Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320MT3 Description = M377S3320MT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323AT0 Description = M377S3323AT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323BT0 Description = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323DT0 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323MT0 Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S5658MT3 Description = M377S5658MT3 256Mx72 Sdram Dimm With PLL & Register Based on Stacked 256Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 2048 ;; Organization = 256Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6428AT3 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428BT3
M377S6428MT1 Description = M377S6428MT1 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on Stacked 64Mx4, 4Banks 4K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6428MT2 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428MT3
M377S6450AT3 Description = M377S6450AT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6450BT3 Description = M377S6450BT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/

5T3170X01 :

K9K2G16U0M-PCB0 : 2G bit Description = K9K2G16U0M 128M X 16 Bit NAND Flash Memory ;; Organization = 128Mx16 ;; Operating Voltage(V) = 2.7~3.6 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 48TSOP1 ;; Production Status = Mass Production ;; Comments = 0.12um,Dual Die

KM718V089H : SB & SPB Description = KM718V089H 512Kx36 & 1Mx18 Synchronous Pipelined Burst SRAM ;; Organization = 1Mx18 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 3.3,3.8,4.0,4.5 ;; Speed-tcyc (MHz) = 183,150,138,100 ;; I/o Voltage(V) = 2.5,3.3 ;; Package = 10TQFP,119BGA ;; Production Status = Eol ;

KMM372C804BS : Buffered DIMM Description = KMM372C804BS 8Mx72 DRAM Dimm With Ecc Using 4Mx16&4Mx4,4K Refresh,5V ;; Density(MB) = - ;; Organization = 8Mx72 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (4Mx16)x8+(4Mx4)x4 ;; Production Status = Eol ;; Comments = Ecc

AT-FC-A-M6-20-C : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

CL10J224KO8NNNC : CAPACITOR, CERAMIC, MULTILAYER, 16 V, B, 0.22 uF, SURFACE MOUNT, 0603 Specifications: Configuration / Form Factor: Chip Capacitor ; Technology: Multilayer ; Applications: General Purpose ; Electrostatic Capacitors: Ceramic Composition ; Capacitance Range: 0.2200 microF ; Capacitance Tolerance: 10 (+/- %) ; WVDC: 16 volts ; Mounting Style: Surface Mount Technology ; Op

K8S1215ETC-SE1CT : 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64 Specifications: Memory Category: Flash, PROM ; Density: 536871 kbits ; Number of Words: 32000 k ; Bits per Word: 16 bits ; Package Type: 9 X 11 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 100 ns ; Operating Temperature: 0 t

KM6164002ATE-170 : 256K X 16 STANDARD SRAM, 55 ns, PDSO44 Specifications: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 256 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 INCH, TSOP2-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 55 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

Same catergory

AM29LV800BB-120 : . 8 Megabit x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory s Single power supply operation to 3.6 volt read and write operations for battery-powered applications s Manufactured 0.32 m process technology Compatible with m Am29LV800 device s High performance Access times as fast ns s Ultra low power consumption (typical values at 5 MHz) 200 nA Automatic.

AP160 : 8-bit Microcontroller With 8kb Otp. The is a wide operating voltage, Low power consumption and high performance with AMIC high-density CMOS technology. All instruction set of AP160 are fully compatible with the standard 8051. The AP160 contains 8K bytes OTP EPROM, 256 bytes RAM, four 8-bit bi-directional and bit addressable I/O ports, three 16-bit timer/counter and eight interrupt sources.

DS42585 : . Stacked Multi-Chip Package (MCP) Flash Memory and SRAM Am29DL324D Bottom Boot 32 Megabit x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 8 Mbit x 16-Bit) Static RAM DISTINCTIVE CHARACTERISTICS MCP s Power supply voltage to 3.3 volt s High performance AMD-supplied software manages data programming and erasing, enabling EEPROM emulation.

GS74116A : . GS74116ATP/J/X SOJ, TSOP, FP-BGA Commercial Temp Industrial Temp Fast access time: ns CMOS low power operation: mA at minimum cycle time Single 3.3 V power supply All inputs and outputs are TTL-compatible Byte control Fully static operation Industrial Temperature Option: to 85C Package line J: 400 mil, 44-pin SOJ package TP: 400 mil, 44-pin TSOP Type.

HM624100H : 4m High Speed SRAM ( 1-mword X 4-bit ). The a 4-Mbit high speed static RAM organized 4-bit. It has realized high speed access time by employing CMOS process + 2-poly resistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed and high density memory, such as cache and buffer memory in system. The HM624100H is packaged.

HY57V648011 : 8mx8 Bit Synchronous DRAM Series.

HYM71V16M635HCLT6 : ->SO DIMM. based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh The Hynix HYM71V16M635HC(L)T6 Series are 16Mx64bits Synchronous DRAM Modules. The modules are composed of eight 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors.

M53213200BJ0 : SIMM. = M53213200BJ0 32MB X 32 DRAM Simm Using 16MB X 4, 4KB Refresh, 5V ;; Density(MB) = 128 ;; Organization = 32Mx32 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x16 ;; Production Status = Eol ;; Comments = Gold.

VDABA2608 : VDABA2608, 128, 16MX64, 4B/LVTTL, 4K/64ms, 168, (8MX16)*8.

WED3DG7237V : Density = 256MB ;; Organization = 32Mx72 ;; Components = 32Mx8 (9) ;; Speed MHZ = 100-133 ;; Volt = 3.3 ;;.

HYS72T128020HR-3S-A : 240-Pin Registered DDR2 SDRAM Modules The memory array is designed with 256-Mbit Double-Data-Rate-Two (DDR2) Synchronous DRAMs. All control and address signals are re-driven on the DIMM using register devices and a PLL for the clock distribution..

A67P83361 : 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAM The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67P93181, A67P83361 SRAMs integrate a 512K X 18, 256K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. These SRAMs are optimized for 100 percent.

AT45DB161D : 16M Bit, 2.7-Volt Only Serial-Interface Flash With Two SRAM Data Buffers 16M bit, 2.7-Volt Only Serial-Interface Flash with two SRAM Data Buffers.

IS42VS83200D-75TL : 32M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54. s: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 32000 k ; Bits per Word: 8 bits ; Package Type: TSOP, 0.400 INCH, LEAD FREE, TSOP2-54 ; Pins: 54 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 5.4 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

K9W8G08U1M-PCB00 : 1G X 8 FLASH 2.7V PROM, 18 ns, PDSO48. s: Memory Category: Flash, PROM ; Density: 8589935 kbits ; Number of Words: 1000000 k ; Bits per Word: 8 bits ; Package Type: TSOP, 12 X 20 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, TSOP1-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 18 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

W26B021T10LE : 128K X 16 STANDARD SRAM, 100 ns, PDSO48. s: Memory Category: SRAM Chip ; Density: 2097 kbits ; Number of Words: 128 k ; Bits per Word: 16 bits ; Package Type: TSOP, TSOP1-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 3V ; Access Time: 100 ns ; Operating Temperature: -20 to 85 C (-4 to 185 F).

WEDPND8M72S-200BC : 8M X 72 DDR DRAM MODULE, 0.8 ns, PBGA219. s: Memory Category: DRAM Chip ; Density: 603980 kbits ; Number of Words: 8000 k ; Bits per Word: 72 bits ; Package Type: BGA, 32 X 25 MM, PLASTIC, BGA-219 ; Pins: 219 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 0.8000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

70V3599S133BC8 : 128K X 36 DUAL-PORT SRAM, 15 ns, PBGA256. s: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 128 k ; Bits per Word: 36 bits ; Package Type: BGA, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-256 ; Pins: 256 ; Supply Voltage: 3.3V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z