Details, datasheet, quote on part number: M377S2953MT3
PartM377S2953MT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (64Mx8)x18+EEPROM ;; Production Status = Mass Production ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S2953MT3 datasheet
  

 

Features, Applications

128Mx72 SDRAM DIMM with PLL & Register based 4Banks 8K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 128M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S2953MT3 consists of eighteen CMOS 64Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, three 18bits Drive ICs for input control signal and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual Inline Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clockcycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS *CLK2 NC *WP **SDA **SCL VDD Pin Back Pin Back DQM5 CS1 RAS VSS BA0 A11 VDD *CLK1 A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD DQ40 96 VSS DQ45 102 VDD CB5 107 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD DQ63 162 VSS **SA2 168 VDD

Pin Name ~ CS3 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL ~ 2 *WP DU NC Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Column address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Write protection Dont use No connection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA12, Column address ~ CA9,CA11 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask



* Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S2953MT3-C1H
M377S2953MT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S2953MT3-C1H Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320MT3 Description = M377S3320MT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323AT0 Description = M377S3323AT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323BT0 Description = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323DT0 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323MT0 Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S5658MT3 Description = M377S5658MT3 256Mx72 Sdram Dimm With PLL & Register Based on Stacked 256Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 2048 ;; Organization = 256Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6428AT3 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428BT3
M377S6428MT1 Description = M377S6428MT1 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on Stacked 64Mx4, 4Banks 4K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/
M377S6428MT2 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD
M377S6428MT3

K4E640412C : Description = K4E660412C 16Mx4bit CMOS Dynamic RAM With Extended Data Out ;; Organization = 16Mx4 ;; Mode = Edo ;; Voltage(V) = 3.3 ;; Refresh = 8K/64ms ;; Speed(ns) = 50,60 ;; Package = 32SOJ,32TSOP2 ;; Power = Normal,low ;; Production Status = Eol ;; Comments = -

K6T2008V2A : Description = K6T2008V2A 256K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 256Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,85,100 ;; Operating Temperature = C,i ;; Operating Current(mA) = 30 ;; Standby Current(uA) = 15 ;; Package = 32TSOP1,32sTSOP1,48FBGA ;; Production Status

KMM364C804CS : FPM 8mx64 DRAM Dimm 4k Refresh 5v

M372V1600DJ0 : Buffered DIMM Description = M372V1600DJ0 16Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8KRefresh,3.3V ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)x18+Drive ICx2 ;; Production Status = Eol ;; Comments = Bu

S6C0657X : TFT PANEL Description = S6C0657X 263 / 256 Channel Tft-lcd Gate Driver ;; Source (Output) = - ;; Gate (Output) = 256/263 ;; Application = Note Pc/monitor ;; Inversion = D/l ;; Gray Scale = - ;; VDD (Min.V) = 2.7~3.6 ;; VLCD (Max.V) = 40 ;; Frequency(Max.Hz) = 100K ;; Interface = - ;; Package = Tcp/cof ;; Prod

K6X1008T2D-PB85 : 128kx8 bit Low Power CMOS Static RAM

CL10B821KB8ANNC : CAP,CERAMIC,820PF,50VDC,10% -TOL,10% +TOL,X7R TC CODE,-15,15% TC,0603 CASE Specifications: Dielectric: Ceramic Composition ; RoHS Compliant: Yes

K4H560838E-NCB0T : 32M X 8 DDR DRAM, 0.75 ns, PBGA60 Specifications: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 32000 k ; Bits per Word: 8 bits ; Package Type: FBGA-60 ; Pins: 60 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 0.7500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

K8S5415EZC-DE1E0 : 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 Specifications: Memory Category: Flash, PROM ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 7.70 X 6.20 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 100 ns ; Operating Temperature

M378B5173BH0-K0 : DDR DRAM MODULE Specifications: Memory Category: DRAM Chip

Same catergory

AM27C1024 : 1 Megabit (65 K X 16-bit) CMOS EPROM. s Fast access time Speed options as fast ns s Low power consumption 20 A typical CMOS standby current s JEDEC-approved pinout 40-Pin DIP/PDIP 44-Pin PLCC s Single +5 V power supply s 10% power supply tolerance standard s 100% FlashriteTM programming Typical programming time of 8 seconds s Latch-up protected 100 mA from V to VCC High noise immunity.

AT45DB041B : . Single - 3.6V Supply Serial Peripheral Interface (SPI) Compatible 20 MHz Max Clock Frequency Page Program Operation Single Cycle Reprogram (Erase and Program) 2048 Pages (264 Bytes/Page) Main Memory Supports Page and Block Erase Operations Two 264-byte SRAM Data Buffers Allows Receiving of Data while Reprogramming of Nonvolatile Memory Continuous.

EBR12EC8ABFD : . The Direct Rambus RIMM module is a general-purpose high-performance memory module subsystem suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required. The EBR12EC8ABFD consists of 4 pieces of 288M Direct Rambus DRAM (Direct RDRAM).

IBM0418A81XLAB : . x 18 organizations x 18 organizations 0.25 Micron CMOS technology Synchronous Pipeline Mode of Operation with Self-Timed Late Write Single Differential HSTL Clock +2.5V Power Supply, Ground, 1.6V VDDQ, and 0.95V VREF HSTL Input and Output levels Registered Addresses, Write Enables, Synchronous Select, and Data Ins Registered Outputs Common I/O Asynchronous.

K6F4016R6M : = K6F4016R6M 256K X 16 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 256Kx16 ;; Vcc(V) = 1.7~2.2 ;; Speed-tAA(ns) = 85,100 ;; Operating Temperature = i ;; Operating Current(mA) = 25 ;; Standby Current(uA) = 5 ;; Package = 48uBGA ;; Production Status = Eol ;; Comments = -.

K9XXG08UXM-E : 256m X 8 Bit / 128m X 16 Bit NAND Flash Memory. Document Title x 8 Bit x 16 Bit NAND Flash Memory Revision History 1. Initial issue 1. IOL(R/B) of 1.8V device is changed. -min. Value: 7mA -->3mA -typ. Value: 8mA -->4mA 1. 5th cycle ID is changed 44h 1. Add WSOP Package Dimensions. 1. Add two-K9K2GXXU0M-YCB0/YIB0 Stacked Package 1. Min valid block K9W4GXXU1M-YCB0/YIB0 is changed. - min. 4016.

M15029EJ4V0DS00 : Flash Memory + SRAM. MCP (MULTI-CHIP PACKAGE) FLASH MEMORY AND SRAM 32M-BIT FLASH MEMORY AND 4M-BIT SRAM The is a stacked type MCP (Multi-Chip Package) of 33,554,432 bits (BYTE mode : 4,194,304 words by 8 bits, WORD mode : 2,097,152 words by 16 bits) flash memory and 4,194,304 bits (BYTE mode : 524,288 words by 8 bits, WORD mode : 262,144 words by 16 bits) static RAM. The MC-222243A-X.

M15413EJ3V0DS00 : Flash Memory + Mobile Specified RAM. MCP (MULTI-CHIP PACKAGE) FLASH MEMORY AND MOBILE SPECIFIED RAM 32M-BIT FLASH MEMORY AND 16M-BIT CMOS MOBILE SPECIFIED RAM The is a stacked type MCP (Multi-Chip Package) of 33,554,432 bits (BYTE mode : 4,194,304 words by 8 bits, WORD mode : 2,097,152 words by 16 bits) flash memory and 16,777,216 bits (1,048,576 words by 16 bits) Mobile Specified RAM.

M29F080D : Industry Standard Single Supply 5V. 8 Mbit (1MB X8, Uniform BLOCK) 5V Supply Flash Memory.

M2V56D20AKT-10 : 256m Double Data Rate Synchronous DRAM. 256M Double Data Rate Synchronous DRAM Contents are subject to change without notice. M2S56D20ATP / AKT M2S56D30ATP / AKT 8-bit, M2S56D40ATP/ AKT x 16-bit, double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK.Input data is registered on both edges of data strobes, and output.

V436616R24V : 128 MB 168-PIN Unbuffered Dimm 3.3 Volt 16M X 64, 168 Pin Dimm. s 168 Pin Unbuffered x 64 bit Oganization SDRAM DIMM s Utilizes High Performance 256 Mbit, x 16 SDRAM in TSOPII-54 Packages s Fully PC Board Layout Compatible to INTEL'S Rev 1.0 Module s Single +3.3V 0.3V) Power Supply s Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave) s Auto Refresh (CBR) and Self Refresh s All Inputs,.

IS41LV16105B : 1M x 16 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE The ISSI IS41LV16105B is 1,048,576 x 16-bit high-performance CMOS Dynamic Random Access Memories. Fast Page Mode allows 1,024 random accesses within a single row with access cycle time as short as 20 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41LV16105B ideal for use in 16-,.

CY9C6264-70PXI : SPECIALTY MEMORY CIRCUIT, PDIP28. s: Density: 66 kbits ; Number of Words: 8 k ; Bits per Word: 8 bits ; Package Type: DIP, 0.600 INCH, DIP-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Operating Temperature: -40 to 85 C (-40 to 185 F).

PC28F320C3TD70 : 2M X 16 FLASH 3V PROM, 70 ns, PBGA64. s: Memory Category: Flash, PROM ; Density: 33554 kbits ; Number of Words: 2000 k ; Bits per Word: 16 bits ; Package Type: BGA, LEAD FREE, BGA-64 ; Pins: 64 ; Supply Voltage: 3V ; Access Time: 70 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

UPD44325182BF5-E50Y-FQ1 : 2M X 18 QDR SRAM, 0.45 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 37749 kbits ; Number of Words: 2000 k ; Bits per Word: 18 bits ; Package Type: BGA, 15 X 17 MM, PLASTIC, BGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

X28HC256J-12T1 : 32K X 8 EEPROM 5V, 120 ns, PQCC32. s: Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Bus Type: Parallel ; Production Status: Full Production ; Access Time: 120 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: PLASTIC, MS-016AE, LCC-32 ; Pins: 32 ; Operating Range: Commercial ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z