Details, datasheet, quote on part number: M377S2858BT3
PartM377S2858BT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (128Mx4)x18+Drive ICx3+PLL+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S2858BT3 datasheet
  

 

Features, Applications

128Mx72 SDRAM DIMM with PLL & Register based on Stacked 4Banks 8K Ref., 3.3V SDRAMs with SPD

The Samsung a 128M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S2858BT3 consists of eighteen CMOS Stacked 128Mx4 bit Synchronous DRAMs in two TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single ± 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 CS1 RAS VSS BA0 A11 VDD *CLK1 A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD 161 DQ63 VSS **SA2 168 VDD

Pin Name ~ CS3 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA12, Column address CA9, CA11 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected V SS through 47K Resistor. When WP is "high", EEPROM programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

* Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S2858BT3-C1H
M377S2858BT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S2858BT3-C1H Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320MT3 Description = M377S3320MT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323AT0 Description = M377S3323AT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323BT0 Description = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323DT0 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323MT0 Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S5658MT3 Description = M377S5658MT3 256Mx72 Sdram Dimm With PLL & Register Based on Stacked 256Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 2048 ;; Organization = 256Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S6428AT3 64mx72 Sdram Dimm With PLL & Register Based on Stacked 64mx4, 4banks, 4k Ref., 3.3v Sdrams With SPD

K6T2008U2A-F : Description = K6T2008V2A 256K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 256Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,85,100 ;; Operating Temperature = C,i ;; Operating Current(mA) = 30 ;; Standby Current(uA) = 15 ;; Package = 32TSOP1,32sTSOP1,48FBGA ;; Production Status

KM644002AE : -> Fast SRAM Description = KM644002A 1M X 4 Bit (with Oe)high-speed CMOS Static RAM ;; Organization = 1Mx4 ;; Vcc(V) = 5.0 ;; Speed-tAA(ns) = 15,17,20 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 150 ;; Standby Current(mA) = 10 ;; Package = 32SOJ ;; Production Status = Eol ;; Comments = -

M965G0225MQ0 : SGRAM AIMM->16M bit Description = M965G0225MQ0 2M X 64 Sgram Sodimm Based on 1M X 32, 2K Refresh, 3.3V Synchronous Graphic RAMs ;; Organization = 2Mx64 ;; Voltage(V) = 3.3 ;; Speed(ns) = 5.0,6.0,7.0,8.0 ;; Package = 100TQFP ;; #of Pin = 144 ;; Component Composition = (1Mx32)x4 ;; Production Status = Eol ;; Comments = L

K7N163631B : 512Kx36-Bit Pipelined NtRAM™ The K7N163631B is 18,874,368-bits Synchronous Static SRAMs. The NtRAM™, or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order ar

K4S511533F-Y(P)C/L/F1L : 8M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA The K4S511533F is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16 bits, fabricated with SAMSUNG’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock

K4T51163QC-ZCLD5 : 512mb E-die DDR2 Sdram Specification

KFG4G16D2M-DIB6 : Flash Memory(54mhz)

KS5851 : CMOS Integrated Circuit

AT-LC-U-M6-12-D : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

AT-ST-A-M5-02-A : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

K8S1215EBC-DE1C0 : 32M X 16 FLASH 1.8V PROM, 100 ns, PBGA64 Specifications: Memory Category: Flash, PROM ; Density: 536871 kbits ; Number of Words: 32000 k ; Bits per Word: 16 bits ; Package Type: 9 X 11 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 100 ns ; Operating Temperature: 0 t

K9F1G08U0D-SCB00 : 128M X 8 FLASH 1.8V PROM, 30 ns, PBGA63 Specifications: Memory Category: Flash, PROM ; Density: 1024459 kbits ; Number of Words: 128000 k ; Bits per Word: 8 bits ; Package Type: 9.50 X 12 MM, LEAD FREE, FBGA-63 ; Pins: 63 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 30 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

Same catergory

ADABC1608 : ADABC1608, 128, 16MX64, 4B/LVTTL, 4K/64ms, 168, (16MX8)*8.

IS23SC4442 : Secure Serial EEPROM. 2K 256x8 EePROM. 256 BYTE EEPROM WITH WRITE PROTECT FUNCTION AND PROGRAMMABLE SECURITY Standard CMOS process x 8 bits EEPROM organization Byte-wise addressing Irreversible byte-wise write protection of lowest 32 address (Byte 0.31) 3-byte Programmable Security Code (PSC) for memory write/erase protection Single 5V power supply for read and write/erase Low power operation:.

KM68U1000BLE : = KM68V1000B 128K X 8 Bit Low Power & Low VCC CMOS Static RAM ;; Organization = 128Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,100 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 40 ;; Standby Current(uA) = 100/20 ;; Package = 32SOP,32TSOP1 ;; Production Status = Eol ;; Comments = -.

M374S3253CTU : Unbuffered DIMM. = M374S3253CTU 32Mx72 Sdram Dimm With Ecc Based on 32Mx8, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 7A,1H,1L ;; #of Pin = 168 ;; Power = C,l ;; Component Composition = (32Mx8)x9+EEPROM ;; Production Status = Mass Production.

M39832 : 8 Mb. Single Chip 8 Mbit 1mb x8 or 512kb X16 Flash And 256 Kbit Parallel EePROM Memory.

NT5DS32M16AF-6K : . Maximum Operating Frequency (MHz)* (-75B) -6K also meets DDR266A Spec (MHz-CL-tRCD-tRP = 133-2-3-3) CAS Latency Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is centeraligned.

PDM31098 : 4 MB 3.3v Static RAM 1mx 4-bit. The is a high-performance CMOS static RAMs organized x 4 bits. Writing is accomplished when the write enable (WE) and chip enable CE inputs are both LOW. Reading is accomplished when WE remains HIGH and OE and CE are both LOW. The PDM31098 operates from a single +3.3V power supply and all the inputs and outputs are fully TTLcompatible. The PDM31098.

PDM41258 : 256k Static RAM 64kx4-bit. The is a high-performance CMOS static RAM organized x 4 bits. Writing to this device is accomplished when the write enable (WE) and the chip enable (CE) inputs are both LOW. Reading is accomplished when WE remains HIGH and CE goes LOW. The PDM41258 operates from a single +5V power supply and all the inputs and outputs are fully TTLcompatible. The PDM41258.

SST39LF160 : 16 Mbit ( X16 ) Multi-purpose Flash. Organized 1M x16 Single Voltage Read and Write Operations ­ 3.0-3.6V for ­ 2.7-3.6V for SST39VF160 Superior Reliability ­ Endurance: 100,000 Cycles (typical) ­ Greater than 100 years Data Retention Low Power Consumption ­ Active Current: 15 mA (typical) ­ Standby Current: 4 µA (typical) ­ Auto Low Power Mode: 4 µA (typical) Sector-Erase Capability ­ Uniform.

TM2SJ64EPN : 2,097,152 BY 64-bit Sdram Module (sodimm). Organization: x 64 Bits Single 3.3-V Power Supply (±10% Tolerance) Designed for 66-MHz 4-Clock Systems JEDEC 144-Pin Small-Outline Dual-In-Line Memory Module (SODIMM) Without Buffer for Use With Socket Uses Eight 16M-Bit Synchronous Dynamic RAMs (SDRAMs) 8-Bit) in Plastic Thin Small-Outline Packages (TSOP) Byte-Read/Write Capability Read Latencies 2 and 3 Supported.

TMS27C010A-10JL : ti TMS27C010A, 1 048 576-Bit Programmable Read-only Memory. Organization. by 8 Bits Single 5-V Power Supply Operationally Compatible With Existing Megabit EPROMs Industry Standard 32-Pin Dual-In-line Package and 32-Lead Plastic Leaded Chip Carrier All Inputs / Outputs Fully TTL Compatible Maximum Access / Minimum Cycle Time VCC ns 8-Bit Output For Use in Microprocessor-Based Systems Very High-Speed SNAP! Pulse.

TMS27C040-10JE : ti TMS27C040, 4 194 304-Bit Programmable Read-only Memory. Organization. by 8 Bits Single 5-V Power Supply Industry Standard 32-Pin Dual In-Line Package and 32-Lead Plastic Leaded Chip Carrier All Inputs / Outputs Fully TTL Compatible Static Operation (No Clocks, No Refresh) Max Access / Min Cycle Time VCC ns 8-Bit Output For Use in Microprocessor-Based Systems Power-Saving CMOS Technology 3-State Output Buffers.

CY7C1262XV18-366BZXC : 2M X 18 QDR SRAM, PBGA165. s: Memory Category: SRAM Chip ; Density: 37749 kbits ; Number of Words: 2000 k ; Bits per Word: 18 bits ; Package Type: 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Operating Temperature: 0 to 70 C (32 to 158 F).

M11B416256A-25JP : 256K X 16 EDO DRAM, 12 ns, PDSO40. s: Memory Category: DRAM Chip ; Density: 4194 kbits ; Number of Words: 256 k ; Bits per Word: 16 bits ; Package Type: SOJ, 0.400 INCH, LEAD FREE, SOJ-40 ; Pins: 40 ; Supply Voltage: 5V ; Access Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

R1EX24512BSAS0A : 64K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8. s: Density: 524 kbits ; Number of Words: 64 k ; Bits per Word: 8 bits ; Bus Type: Serial ; Production Status: Full Production ; Data Rate: 1 MHz ; Logic Family: CMOS ; Package Type: 3.90 X 4.89 MM, 1.27 MM PITCH, LEAD FREE, PLASTIC, SOP-8, SOP ; Pins: 8 ; Operating Range: Industrial ; Operating Temperature: -40 to 85 C (-40.

82S129ABEA : 256 X 4 OTPROM, 35 ns, CDIP16. s: Memory Category: PROM ; Density: 1 kbits ; Number of Words: 256 k ; Bits per Word: 4 bits ; Pins: 16 ; Supply Voltage: 5V ; Access Time: 35 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).

933798870652 : 64 X 9 OTHER FIFO, 520 ns, PDIP28. s: Communication Type: Synchronous ; Production Status: Full Production ; Density: 1 kbits ; Number of Words: 64 k ; Bits per Word: 9 bits ; Access Time: 520 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: DIP, DIP-28 ; Operating Range: AUTOMOTIVE ; Pins: 28 ; Operating Temperature: -40 to 125 C (-40 to 257 F).

 
0-C     D-L     M-R     S-Z