Details, datasheet, quote on part number: M377S2858AT3
PartM377S2858AT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (128Mx4)x18+Drive ICx3+PLL+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S2858AT3 datasheet
  

 

Features, Applications

- Added the description of " Staktek' s stacking technology is Samsung' s stacking technology of choice."

128Mx72 SDRAM DIMM with PLL & Register based on Stacked 4Banks 8K Ref., 3.3V SDRAMs with SPD

The Samsung a 128M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S2858AT3 consists of eighteen CMOS Stacked 128Mx4 bit Synchronous DRAMs in two TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single ± 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 CS1 RAS VSS BA0 A11 VDD *CLK1 A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD 161 DQ63 VSS **SA2 168 VDD

Pin Name ~ CS3 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA12, Column address CA9, CA11 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected V SS through 47K Resistor. When WP is "high", EEPROM programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

 

Related products with the same datasheet
M377S2858AT3-C1H
M377S2858AT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S2858AT3-C1H Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320MT3 Description = M377S3320MT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323AT0 Description = M377S3323AT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323BT0 Description = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323DT0 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323MT0 Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S5658MT3 Description = M377S5658MT3 256Mx72 Sdram Dimm With PLL & Register Based on Stacked 256Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 2048 ;; Organization = 256Mx72 ;; Bank/ Interface = 4B/LVTTL

KG80IVD2 : Gate Array Libraries Description = KG80 0.5 Micron KG80 Library ;; Supply Voltage (V) = 5 ;; Technology(micron) = 0.5micron

KMM374F1680BK1 : Unbuffered DIMM Description = KMM374F1680BK1 16Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8K Refresh,3.3V ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Mode = Edo ;; Refresh = 8K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)*18+EEPROM ;; Production Status = Eol ;; Comments = Unbuffere

M372F32080DJ3-C :

K4M56323PG-FE/G90 : 2M x 32bit x 4 Banks Mobile Sdram in 90fbga

K9F1208X0C : 64M x 8 Bits NAND Flash Memory

AT-LC-U-M5-06-B : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

CIL31J68NKAE : IND,NON-SPECIFIED,68NH,10% +TOL,10% -TOL,1306 CASE Specifications: Standards and Certifications: RoHS ; Application: General Purpose

K8A6215EBC-FC7D0 : 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA88 Specifications: Memory Category: Flash, PROM ; Density: 67109 kbits ; Number of Words: 4000 k ; Bits per Word: 16 bits ; Package Type: 8 X 11 MM, 1.10 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, FBGA-88 ; Pins: 88 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 70 ns ; Operating Temperature: 0 t

K8A6315EBC-SE7C0 : 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA88 Specifications: Memory Category: Flash, PROM ; Density: 67109 kbits ; Number of Words: 4000 k ; Bits per Word: 16 bits ; Package Type: 8 X 11 MM, 1.10 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, FBGA-88 ; Pins: 88 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 70 ns ; Operating Temperature: 0 t

K8S6615EBD-HC7D0 : 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 Specifications: Memory Category: Flash, PROM ; Density: 67109 kbits ; Number of Words: 4000 k ; Bits per Word: 16 bits ; Package Type: 7.50 X 5 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 70 ns ; Operating Temperature: 0 to

K8S6815ETD-FC7C0 : 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 Specifications: Memory Category: Flash, PROM ; Density: 67109 kbits ; Number of Words: 4000 k ; Bits per Word: 16 bits ; Package Type: 7.50 X 5 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 70 ns ; Operating Temperature: 0 to

Same catergory

AL4CS221 : Synchronous FIFO. 9-bit Synchronous Fifo. Preliminary Version 1.0 Version 1.1, Added DC and AC timing data Speed grade information update and pin21 correction in table Company Contact Information updated 5.0 Pin-out Diagram 5 6.0 Block Diagram 6 7.0 Pin Definition and 7 8.0 Memory Operations 8 10.1 Absolute Maximum Ratings 14 10.2 Recommended Operating Conditions 10.3 DC Characteristics 10.4.

Am72LVB016 : . s General Flash Disk--full hard disk emulation 16Mbyte (128Mbit) capacity Single-chip, based on state-of-the-art NAND flash technology Small form factor--standard 48-pin TSOP-I package; x 11mm FBGA package High reliability--on the fly EDC/ECC s Software Integration Easily integrated plug-n-play flash disk with TrueFFS® driver technology Windows CE and Tornado.

AT34C02 : 2-wire Serial E2PROM With Permanent Software Write Protect 2k: 256x8. Permanent Software Write Protection for the First-half of the Array ­ Software Procedure to Verify Write Protect Status Hardware Write Protection for the Entire Array Low-voltage and Standard-voltage Operation ­ 2.7 (VCC ­ 1.8 (VCC to 5.5V) Internally Organized 8 2-wire Serial Interface Schmitt Trigger, Filtered Inputs for Noise Suppression Bidirectional.

ATMEGA163L : 8-bit Microcontroller With 16k Bytes In-system Programmable Flash. ­ 130 Powerful Instructions ­ Most Single Clock Cycle Execution x 8 General Purpose Working Registers ­ Fully Static Operation to 8 MIPS Throughput at 8 MHz ­ On-chip 2-cycle Multiplier Nonvolatile Program and Data Memories Self-programming In-System Programmable Flash Memory ­ 16K Bytes with Optional Boot Block - 2K Bytes) Endurance: 1,000 Write/Erase.

DPZ128X32IV3 : Module/PCMCIA->4M Byte. 4 MB Flash EePROM (128kx32, 256kx16). The DPZ128X32IV3 `'VERSA-STACK'' module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. It offers 4 Megabits of FLASH EEPROM in a single package envelope 1.090" x.163". The DPZ128X32IV3 is built with two SLCC packages each containing two x 8 FLASH.

HM-65642 : 8K X 8 Asynchronous CMOS Static RAM. The is a CMOS x 8-bit Static Random Access Memory. The pinout is the JEDEC 28 pin, 8-bit wide standard, which allows easy memory board layouts which accommodate a variety of industry standard ROM, PROM, EPROM, EEPROM and RAMs. The HM-65642 is ideally suited for use in microprocessor based systems. In particular, interfacing with the Intersil 80C86 and 80C88.

KM62V256CLG : = KM62V256CLG 32K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 32Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,100 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 35 ;; Standby Current(uA) = 20 ;; Package = 28SOP,28TSOP1 ;; Production Status = Eol ;; Comments = -.

M368L3223BT1 : = M368L3223BT1 32M X 64 DDR Sdram 184pin Dimm Based on 32M X 8 ;; Density(MB) = 256 ;; Organization = 32Mx64 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 8K/64ms ;; Speed = A2,B0,A0 ;; #of Pin = 184 ;; Power = C,l ;; Component Composition = (32Mx8)x8 ;; Production Status = Eol ;; Comments = -.

MSC23436C : DRAMs and ASMs. 4M X 36 DRAM. x 36-bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE The x 36-bit CMOS dynamic random access memory module which is composed of eight 16Mb(4Mx4) DRAMs in SOJ packages and two 8Mb(4Mx2) DRAMs in SOJ packages mounted with ten decoupling capacitors. This a 72-pin single in-line memory module. This module supports any application where high density and large.

MSM51V8222A : DRAMs and ASMs->Field DRAM. 256K X 8 Field Memory. This version: Dec. 1998 MSM51V8222A Previous version: Mar. 1998 The OKI is a high performance ¥ 8-bit, Field Memory. It is designed for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media systems. is a FRAM for wide or low end use as general commodity TVs and VTRs, exclusively. The MSM51V8222A.

MX23L25612 : 256M, 16Mx16. Bit organization x 16 (word mode only) - 256 words/page - Total 64K pages Sequential access at 200ns cycle time in a page Asynchronous chip enable input (ALEH, ALEL) Access time - Read latency time: 1000ns - Read cycle time: - RD access time: 150ns Current Operating:25mA(max.) - Address - Standby:20uA(max.) Supply voltage - 3.0V~3.6V Package - 48 pin TSOP(I).

BR24T01-W : IC,SERIAL EEPROM,128X8,CMOS,DIP,8PIN,PLASTIC. s: Memory Category: PROM.

CAT64LC40L : 256 X 16 SPI BUS SERIAL EEPROM, PDIP8. s: Density: 4 kbits ; Number of Words: 256 k ; Bits per Word: 16 bits ; Bus Type: Serial ; Production Status: Full Production ; Data Rate: 1 MHz ; Logic Family: CMOS ; Supply Voltage: 4.5 ; Package Type: ROHS COMPLIANT, PLASTIC, DIP-8, DIP ; Pins: 8 ; Operating Range: Commercial ; Operating Temperature: 0 to 70 C (32 to 158 F).

IDT71T016SA10BFG : 64K X 16 STANDARD SRAM, 10 ns, PBGA48. s: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 64 k ; Bits per Word: 16 bits ; Package Type: 7 X 7 MM, PLASTIC, FBGA-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

LE25FU406BLF : 4M X 8 FLASH 3V PROM, PDSO8. s: Memory Category: Flash, PROM ; Density: 33554 kbits ; Number of Words: 4000 k ; Bits per Word: 8 bits ; Package Type: 6 X 5 MM, VSON8N-8 ; Pins: 8 ; Logic Family: CMOS ; Data Rate: 30 MHz ; Operating Temperature: 0 to 70 C (32 to 158 F).

M25PX64-VME6G : 8M X 8 FLASH 2.7V PROM, PDSO8. s: Memory Category: Flash, PROM ; Density: 67109 kbits ; Number of Words: 8000 k ; Bits per Word: 8 bits ; Package Type: 8 X 6 MM, ROHS COMPLIANT, VDFPN-8 ; Pins: 8 ; Logic Family: CMOS ; Supply Voltage: 3V ; Data Rate: 75 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F).

 
0-C     D-L     M-R     S-Z