Details, datasheet, quote on part number: M377S2858AT2
PartM377S2858AT2
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = G ;; Component Composition = (128Mx4)x18+Drive ICx3+PLL+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S2858AT2 datasheet
  

 

Features, Applications

- Added the description of " Staktek' s stacking technology is Samsung' s stacking technology of choice."

128Mx72 SDRAM DIMM with PLL & Register based on Stacked 4Banks 8K Ref., 3.3V SDRAMs with SPD

The Samsung a 128M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S2858AT2 consists of eighteen CMOS Stacked 128Mx4 bit Synchronous DRAMs in two TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (8192 Cycles/64ms) LVTTL compatible inputs and outputs Single Ī 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 CS1 RAS VSS BA0 A11 VDD *CLK1 A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD 161 DQ63 VSS **SA2 168 VDD

Pin Name ~ CS3 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Pin CLK CS Name System clock Chip select Input Function Active on the positive going edge to sample all inputs.

Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA12, Column address CA9, CA11 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected V SS through 47K Resistor. When WP is "high", EEPROM programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

 

Related products with the same datasheet
M377S2858AT2-C1H
M377S2858AT2-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S2858AT2-C1H Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320MT3 Description = M377S3320MT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323AT0 Description = M377S3323AT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323BT0 Description = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323DT0 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323MT0 Description = M377S3323MT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL

K6F1016R4M-C : Description = K6F1016S4M 64K X 16 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 64Kx16 ;; Vcc(V) = 2.3~3.3 ;; Speed-tAA(ns) = 70,85,120,150 ;; Operating Temperature = 0~70,-40~85 ;; Operating Current(mA) = 80,50 ;; Standby Current(uA) = 5 ;; Package = 44TSOP2 ;; Producti

KM48V8004C : Asynchronous->3.3V EDO 8m X 8bit CMOS Dynamic RAM With Extended Data Out

KM6161000BL-5 : Description = KM6161000B 64K X 16 Bit Low Power CMOS Static RAM ;; Organization = 64Kx16 ;; Vcc(V) = 4.5~5.5 ;; Speed-tAA(ns) = 55,70 ;; Operating Temperature = C,i ;; Operating Current(mA) = 120 ;; Standby Current(uA) = 20,50 ;; Package = 44TSOP2 ;; Production Status = Eol ;; Comments = -

M374S1623CT0-C80 : Unbuffered DIMM Description = M374S1623CT0 16M X 72 Sdram Dimm With Ecc Based on 8M X 8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 80,1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (

M470L3223BT0 : Description = M470L3223BT0 32M X 64 200pin DDR Sdram Sodimm Based on 32M X 8 ;; Density(MB) = 256 ;; Organization = 32Mx64 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 8K/64ms ;; Speed = A2,B0,A0 ;; #of Pin = 200 ;; Power = C,l ;; Component Composition = (32Mx8)x8 ;; Production Status = Eol ;; Comment

AT-FC-U-M5-08-B : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

CIG22LR47MNC : 1 ELEMENT, 0.47 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR, SMD Specifications: Mounting Option: Surface Mount Technology ; Devices in Package: 1 ; Core Material: Ferrite ; Lead Style: WRAPAROUND ; Molded / Shielded: Shielded ; Application: General Purpose, Power Choke ; Inductance Range: 0.4700 microH ; Inductance Tolerance: 20 (+/- %) ; DCR: 0.0400 o

CL10C300FB8NNNC : CAP,CERAMIC,30PF,50VDC,1% -TOL,1% +TOL,C0G TC CODE,-30,30PPM TC,0603 CASE Specifications: Dielectric: Ceramic Composition ; RoHS Compliant: Yes

KM681002AJ-20000 : 128K X 8 STANDARD SRAM, 12 ns, PDSO32 Specifications: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Package Type: SOJ, 0.400 INCH, PLASTIC, SOJ-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

M393B2873GB0-CMA : DDR DRAM Specifications: Memory Category: DRAM Chip

M965G0225MP0-C70 : 2M X 64 SYNCHRONOUS GRAPHICS RAM MODULE, 4.5 ns, DMA144 Specifications: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 2000 k ; Bits per Word: 64 bits ; Package Type: SODIMM-144 ; Pins: 144 ; Supply Voltage: 3.3V ; Access Time: 4.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

Same catergory

ACTF4M32A : Act-f4m32a High Speed 128 Megabit Sector Erase Flash Multichip Module.

AT27BV400 : 4-megabit 256k X 16 or 512k X 8 Unregulated Battery-voltage High Speed OTP EPROM.

HYMD116645B8 : 128 MB. 16Mx64 Bits Unbuffered DDR Sdram Dimm. Hynix HYMD116645B(L)8-M/K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line Memory Modules(DIMMs) which are organized as 16Mx64 high-speed memory arrays. Hynix HYMD116645B(L)8-M/K/ H/L series consists of eight 16Mx8 DDR SDRAM in 400mil TSOP II packages a 184pin glass-epoxy substrate. Hynix HYMD11664B(L)8-M/K/H/L series.

IDT70825S : High-speed 8k X 16 Sequential Access Random Access Memory ( Saram ). HIGH-SPEED x 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAMTM) x 16 Sequential Access Random Access Memory (SARAMTM) - Sequential Access from one port and standard Random Access from the other port - Separate upper-byte and lower-byte control of the Random Access Port High-speed operation - 20ns tAA for random access port - 20ns tCD for sequential.

K7R320884M : QDR I/II. = K7R320884M 1Mx36 & 2Mx18 & 4Mx8 QDR™ Ii b4 SRAM ;; Organization = 4Mx8 ;; VDD(V) = 1.8 ;; Access Time-tCD(ns) = 0.45,0.45,0.50 ;; Cycle Time(MHz) = 250,200,167 ;; I/o Voltage(V) = 1.5,1.8 ;; Package = 165FBGA ;; Production Status = Mass Production ;; Comments = QDR II-4B.

KMM53616000CKG : SIMM. = KMM53616000CKG 16MB X 36 DRAM Simm Using 16MB X 4 & 16MBx1, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx36 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8 ;; Production Status = Eol ;; Comments = -.

KMMR18R86C1 : Normal RIMM. = KMMR18R86C1 6d RIMM(TM) Module With 144Mb Rdrams ;; Density(MB) = 96 ;; Organization = 48Mx18 ;; Component Composition = 6 ;; Voltage(V) = 2.5 ;; Refresh = 16K/32m(1.9us) ;; Speed(MHz)/ TRAC(ns) = 300/53.3,356/45,400/45 ;; #of Pin = 184 ;; Production Status = Eol ;; Comments = Ecc.

M374S3323BT0 : Unbuffered DIMM. = M374S3323BT0 32MB X 72 Sdram Dimm With PLL & Register Based on 16MB X 8, 4Banks, 4KB Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 75,80,1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx8)x18+EEPROM ;; Production.

MSM5116160D : DRAMs and ASMs. 1M X 16 DRAM FPM. This MSM5116160D/DSL version: Apr. 1999 Previous version: Oct. 1998 The • 16-bit dynamic RAM fabricated in Oki's silicon-gate CMOS technology. The MSM5116160D/DSL achieves high integration, high-speed operation, and low-power consumption because Oki manufactures the device in a quadruple-layer polysilicon/ double-layer metal CMOS process. The MSM5116160D/DSL.

MSM534002E : 256k X 16 or 512k X 8. The OKI is a high-speed CMOS Mask ROM that can electrically switch between x 16-bit and x 8-bit configurations. The MSM534002E operates on a single 5.0V power supply and is TTL compatible. The chip's asynchronous I/O requires no external clock assuring easy operation. A power-down mode provides low power dissipation when the chip is not selected. The CE and OE pins.

MT48LC4M32LF : 128Mb: X16, X32 Mobile Sdram, 54-Ball Fbga (x16), 90-ball Fbga (x32). Temperature Compensated Self Refresh (TCSR) Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can be changed every clock cycle Internal banks for hiding row access/precharge Programmable burst lengths: or full page Auto Precharge, includes CONCURRENT auto precharge, and Auto Refresh.

W9864G2DB : 2Mx16.

IS43R16400B : High-Speed DDR SDRAM ‚EURĘ Access and Aggregaton Nodes ‚EURĘ Enterprise Switches ‚EURĘ Packet Optcal Transport ‚EURĘ Core and Edge Routers ‚EURĘ Automotve Multmedia and Telematcs.

CAV25128VE-GT3 : SPI BUS SERIAL EEPROM. s: Memory Category: PROM, EEPROM. The a 128-Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This a 64-byte page write buffer and supports the Serial Peripheral Interface (SPI) protocol. The device is enabled through a Chip Select (CS) input. In addition, the required bus signals are clock input (SCK), data input (SI) and data output (SO) lines. The HOLD input may be used.

CY7C1470BV33-167BZXCT : IC,SYNC SRAM,2MX36,CMOS,BGA,165PIN,PLASTIC. s: Memory Category: SRAM Chip.

MT8LSDF3264WG-10EXX : 32M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, DMA144. s: Memory Category: DRAM Chip ; Density: 2147484 kbits ; Number of Words: 32000 k ; Bits per Word: 64 bits ; Package Type: MICRO, DIMM-144 ; Pins: 144 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

W3EG64128S202D3M : 128M X 64 DDR DRAM MODULE, 0.75 ns, DMA184. s: Memory Category: DRAM Chip ; Density: 8589935 kbits ; Number of Words: 128000 k ; Bits per Word: 64 bits ; Package Type: DIMM-184 ; Pins: 184 ; Supply Voltage: 2.5V ; Access Time: 0.7500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

72V3633L10PFG : 512 X 36 OTHER FIFO, 6.5 ns, PQFP128. s: Memory Category: FIFO ; Density: 18 kbits ; Number of Words: 512 k ; Bits per Word: 36 bits ; Package Type: TQFP, GREEN, TQFP-128 ; Pins: 128 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z