Details, datasheet, quote on part number: M377S1723DT3
PartM377S1723DT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx8)x9+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S1723DT3 datasheet
  

 

Features, Applications

16Mx72 SDRAM DIMM with PLL & Register based 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 16M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S1723DT3 consists of nine CMOS 16Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, two 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOPpackage for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,500mil), double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS *CLK2 NC **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD DQ40 96 VSS DQ45 102 VDD CB5 107 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD DQ63 162 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL DU NC Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA9 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask


Notes : Address/Control Signals are connected to D2 through 100 ohms resistor.

* Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S1723DT3-C1H
M377S1723DT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S1723DT3-C1H Description = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723MT3 Description = M377S1723MT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858AT2 Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320MT3 Description = M377S3320MT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323AT0 Description = M377S3323AT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323BT0 Description = M377S3323BT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3323CT0 Description = M377S3323CT0 32MBx72 Sdram Dimm With PLL & Register Based on 16MBx8, 4Banks 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL

K6F4016U6C : Description = K6F4016U6C 256K X 16bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 256Kx16 ;; Vcc(V) = 2.7~3.3 ;; Speed-tAA(ns) = 55,70 ;; Operating Temperature = i ;; Operating Current(mA) = 4 ;; Standby Current(uA) = 0.5 ;; Package = 48FBGA ;; Production Status = Eol ;; C

K6R4004V1D-08 : -> Fast SRAM Description = K6R4004V1D 1M X 4 Bit (with /OE)High-Speed CMOS Static RAM ;; Organization = 1Mx4 ;; Vcc(V) = 3.3 ;; Speed-tAA(ns) = 8,10 ;; Operating Temperature = C ;; Operating Current(mA) = 80,65 ;; Standby Current(mA) = 20,5 ;; Package = 32SOJ ;; Production Status = Mass Production ;; Comments =

K7N161845A-QI25 : NtRAM(FT & PP) Description = K7N161845A 1Mx18-Bit Pipelined NtRAM™ ;; Organization = 1Mx18 ;; Operating Mode = SPB ;; VDD(V) = 2.5 ;; Access Time-tCD(ns) = 4.0,4.4,5.0,6.0,7.5 ;; Speed-tcyc (MHz) = 250,225,200,167,133 ;; I/o Voltage(V) = 2.5 ;; Package = 100TQFP,165FBGA ;; Production Status = Mass Production

S5T8808X01-V0B0 : Description = S5T8808X PLL Frequency Shnthesizer For Pager ;; Function = PLL Frequency Shynthesizer For Pager ;; Features = Maximum Operating Frequency(330 MHZ @ 300mVp-p,VDD1=1.0V,VDD2=3.0V),superior Supply Current(fin =310 MHz,IDD1=RPZmA @VDD1=1.0V,VDD2=3.0V) ;; Package = 16TSSOP ;; Production Sta

K4H511638E-TCA0 : 128mb DDR Sdram

K4H560438D-GCB3 : 128mb DDR Sdram

K4H560438E-ZCB0 : 128mb DDR Sdram

K7S1636U4C-FI400 : 512K X 36 QDR SRAM, 0.45 ns, PBGA165 Specifications: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 512 k ; Bits per Word: 36 bits ; Package Type: 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: 0 to 70 C (32

M383L3313ETS-LAA : 32M X 72 DDR DRAM MODULE, DMA184 Specifications: Memory Category: DRAM Chip ; Density: 2415919 kbits ; Number of Words: 32000 k ; Bits per Word: 72 bits ; Package Type: DIMM-184 ; Pins: 184 ; Supply Voltage: 2.5V ; Operating Temperature: 0 to 70 C (32 to 158 F)

Same catergory

24LLC08 : EePROM.

HY5DU56822CT : . This document is a general product and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.2/ Apr. 2003 The Hynix HY5DU56422, HY5DU56822 and HY5DU561622 are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main.

HYB25D256800BT : 256mbit Double Data Rata Sdram. Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK and CK) Four internal banks for concurrent operation Data.

K4M56323LD : Mobile SDRAM. = K4M56323LD 2M X 32Bit X 4 Banks Sdram in 90FBGA ;; Organization = 8Mx32 ;; Vdd/Vddq(V) = 2.5/2.5,2.5/1.8 ;; Temperature = N,u,p,g,s ;; Current(Icc1/Icc6) = 130mA/1100uA ;; Speed = 80,1H,1L ;; Mobile Function = no or Pasr,tcsr ;; Package = 90FBGA ;; Production Status = Mass Production ;; Comments = -.

KMM5324100CK : SIMM. = KMM5324100CK 4MBx32 DRAM Simm Using 4MBx4, 4KB/2KB Refresh, 5V ;; Density(MB) = - ;; Organization = 4Mx32 ;; Mode = Fast Page ;; Refresh = 2K/32ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (4Mx4)x8 ;; Production Status = Eol ;; Comments = Solder.

MB84VA2105 : 16m ( X 8 ) Flash Memory & 1m ( X 8 ) Static RAM. Power supply voltage 3.6 V High performance 100 ns maximum access time Operating Temperature to +85C FLASH MEMORY Minimum 100,000 write/erase cycles Sector erase architecture One 16 K byte, two 8 K bytes, one 32 K byte, and thirty one 64 K bytes. Any combination of sectors can be concurrently erased. Also supports full chip erase. Boot Code Sector.

TC554001 : Density = 4M ;; Organization = 512Kx8 ;; VDD = 5V ;; Speed = 70,85ns ;; Comment = Low Power SRAM ;; Status = Eol, Use A-version ;; Additional Information =  .

TMS28F200ASB : ti TMS28F200ASB, 131 072 BY 16-Bit, 262 144 BY 8-Bit Auto-select Boot-block Flash Memory.

V54C316802VA : High Performance 3.3volt Synchronous DRAM 2 Banksx1mbitx8: 2mx8. V54C316802VA HIGH PERFORMANCE 3.3 VOLT X 8 SYNCHRONOUS DRAM 2 BANKS X 8 CAS Latency = 3 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) s 2 banks x 8 organization s High speed data transfer rates to 125 MHz s Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge s Single Pulsed RAS Interface s Dual Data.

WS27C256L : WS27C256L Military 32K X 8 CMOS EPROM. Ceramic Leadless Chip Carrier (CLLCC) EPI Processing The is a performance oriented 256K UV Erasable Electrically Programmable Read Only Memory organized as 32K words x 8 bits/word. It is manufactured using an advanced CMOS technology which enables it to operate at speeds to 120 nsecs. The memory was designed utilizing WSI's patented self-aligned split.

GS8162V72C : 18Mb Burst SRAMs The GS8162V72CC is an 18,874,368-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support..

M29W640GH : Feature summary ■ Supply Voltage VCC = 2.7V to 3.6V for Program, Erase, Read VPP =12V for Fast Program (optional) ■ Asynchronous Random/Page Read Page Width: 4 Words Page Access: 25ns Random Access: 60ns, 70ns ■ Fast Program commands 2 Words/4 Bytes Program (without VPP=12V) 4 Words/8 Bytes Program (with VPP=12V) 16 Word/32.

M36L0T7050B2 : 128 Mbit (Multiple Bank, Multilevel, Burst) Flash memory and 32 Mbit (2 Mb x16) PSRAM, multichip package.

GS8321E32E-250IVT : 1M X 32 CACHE SRAM, 5.5 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 33554 kbits ; Number of Words: 1000 k ; Bits per Word: 32 bits ; Package Type: 15 X 17 MM, 1 MM PITCH, FPBGA-165 ; Pins: 165 ; Supply Voltage: 1.8V ; Access Time: 5.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

K7S1618U4C-EC330 : 1M X 18 QDR SRAM, 0.45 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 1000 k ; Bits per Word: 18 bits ; Package Type: 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

W29EE512P-70-TR : 64K X 8 FLASH 5V PROM, 70 ns, PQCC32. s: Memory Category: Flash, PROM ; Density: 524 kbits ; Number of Words: 64 k ; Bits per Word: 8 bits ; Package Type: PLASTIC, LCC-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 70 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z