Details, datasheet, quote on part number: M377S1620FT3
PartM377S1620FT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S1620FT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx4)x18+EEPROM ;; Production Status = Eol(ltb Order:Sep.'03) ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S1620FT3 datasheet
  

 

Features, Applications

16Mx72 SDRAM DIMM with PLL & Register based 4Banks, 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 16M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S1620FT3 consists of eighteen CMOS 16Mx4 bit Synchronous DRAMs in TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single ± 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil) , double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS *CLK2 NC **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD DQ40 96 VSS DQ45 102 VDD CB5 107 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD DQ63 162 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL DU NC Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA9 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3


* Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S1620FT3-C1H
M377S1620FT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S1620FT3-C1H Description = M377S1620FT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723AT3 Description = M377S1723AT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723BT3 Description = M377S1723BT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723CT3 Description = M377S1723CT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723DT3 Description = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723MT3 Description = M377S1723MT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858AT2 Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320BT3 Description = M377S3320BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320CT3 Description = M377S3320CT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3320DT3 Description = M377S3320DT3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL

K6R4004C1A-E20 : -> Fast SRAM Description = K6R4004C1A 1M X 4 Bit (With OE) High-speed CMOS Static RAM ;; Organization = 1Mx4 ;; Vcc(V) = 5.0 ;; Speed-tAA(ns) = 15,17,20 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 150 ;; Standby Current(mA) = 10 ;; Package = 32SOJ ;; Production Status = Eol ;; Comments = -

K6T1008V2C-RF70 : Description = K6T1008V2C 128K X 8bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 128Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,100 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 30 ;; Standby Current(uA) = 10 ;; Package = 32SOP,32TSOP1 ;; Production Status = Eol ;; Co

K6T4008U1C-YF10 : Description = K6T4008U1C 512K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 512Kx8 ;; Vcc(V) = 2.7~3.3 ;; Speed-tAA(ns) = 100 ;; Operating Temperature = C,i ;; Operating Current(mA) = 30 ;; Standby Current(uA) = 20 ;; Package = 32SOP,32TSOP2 ;; Production Status = Mass Producti

KMM377S3320T3-GL : Registered DIMM Description = KMM377S3320T3 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition

K8D1716UTB-TC09 : 16M Bit (2M X8/1m x16) Dual Bank NOR Flash Memory

M393T6553CZA-CD5 : DDR2 Registered Sdram Module 240pin Registered Module Based on 512mb C-die 72-bit ECC

AT-LC-U-M6-04-C : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

AT-ST-A-M6-20-A : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

K7K1636U2C-EC45 : QDR SRAM, PBGA165 Specifications: Memory Category: SRAM Chip ; Package Type: 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FBGA-165 ; Pins: 165

K8S5415EBC-FE1D0 : 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 Specifications: Memory Category: Flash, PROM ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 7.70 X 6.20 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 100 ns ; Operating Temperature

Same catergory

723622 : 256 X 36 X 2 Syncbififo, 5.0V. Memory storage capacity: x 2 Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Two independent clocked FIFOs buffering data in opposite directions Mailbox bypass register for each FIFO Programmable Almost-Full and Almost-Empty flags Microprocessor Interface Control.

ACT-F512K32N-060F5C : Act-f512k32 High Speed 16 Megabit Flash Multichip Module. ACT­F512K32 High Speed 16 Megabit FLASH Multichip Module Package TTL Compatible Inputs and CMOS Outputs Access Times of and 150ns +5V Programing, 5V ±10% Supply 100,000 Erase/Program Cycles Low Standby Current Page Program Operation and Internal Program Control Time Sector Architecture (Each Die) 8 Equal size sectors of 64K bytes each Any Combination.

CY7C057V-12AC : Multi-Port RAM. 3.3V 16K/32K X 36 FLEx36 Asynchronous Dual-port Static RAM.

EDI2DL32256V : SSRAM->SSRAM MCP. Organization = 256Kx32 ;; Speed (ns) = 133-166 ;; Volt = 3.3 ;; Package = 119 Bga ;; Temp = C ;;.

FM34W02U : 2K-Bit 2-Wire Bus Interface Serial EePROM w/ Full Array Write Protect.

GLT40516-10E : 32k X 16 Embedded Edo DRAM. x Logical organization: x 16 bits x Physical organization: 16 x Single ± 0.3V power supply x 256 cycle refresh ms x Refresh modes: RAS only, CBR, and Hidden x Dual CAS for Byte Write and Byte Read control x Separate I/O operation x 100 MHz page mode EDO cycle 30 ns row access time x Redundancy: 2 CS/1M The 512Kbit Embedded DRAM (EmDRAM) is an asynchronous.

HYS72D32300GU-5-B : 128MB - 2GB, 184pin. 2.5V 184Pin Unbuffered DDR-I SDRAM Modules & 512MByte Modules PC2700, PC3200 Data Sheet Revision 1.01 (Feb. 2003) 184Pin Unbuffered 8-Byte Dual-In-Line DDR-I SDRAM non-parity and ECC-Modules for PC and Server main memory applications One bank 64, 32Mx72 and two bank ´ 72 organization JEDEC standard Double Data Rate Synchronous DRAMs (DDR-I SDRAM) Single.

KM416C4004CS : = KM416C4004CS 4M X 16bit CMOS Dynamic RAM With Extended Data Out ;; Organization = 4Mx16 ;; Mode = Edo ;; Voltage(V) = 5 ;; Refresh = 8K/64ms ;; Speed(ns) = 50,60 ;; Package = 50TSOP2 ;; Power = Normal ;; Production Status = Eol ;; Comments = -.

M29W400BT : Industry Standard Single Supply 3V. 4 Mbit (512KB X8 or 256KB X16, Boot BLOCK) Low Voltage Single Supply Flash Memory.

M377S0823CT3 : Registered DIMM. = M377S0823CT3 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x9+Drive ICx2+PLL+EEPROM ;; Production Status.

MC-4R512FKK8K : 512mb 32-bit Direct RAMbus DRAM Rimm Module. The 32-bit Direct Rambus RIMM module is a generalpurpose high-performance lines of memory modules suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and latency are required. The 32-bit RIMM module consists of 288Mb Direct Rambus DRAM (Direct RDRAM).

PSD4135F1-12B81 : Flash In-system-programmable Peripherals For 16-bit MCUs. to 4 Mbit of Primary Flash Memory (8 uniform sectors) 256Kbit Secondary Flash Memory (4 uniform sectors) to 64 Kbit SRAM Over 3,000 Gates of PLD: DPLD and CPLD 52 Reconfigurable I/O ports Enhanced JTAG Serial Port Programmable power management High Endurance: ­ 100,000 Erase/Write Cycles of Flash Memory ­ 1,000 Erase/Write Cycles of PLD This is preliminary.

TC58128AFT : Org. = 16M X 8 ;; Status = Die Transition ;; Replacement = TC58DVM72A1FT00 ;; Package = Tsop-i 48 Pins ;; Voltage = 2.7V to 3.6V ;; Page Size = 528 Bytes ;; Block Size = 16K Bytes.

NAND01GR3B : 512 Mbit, 1 Gbit, 2 Gbit, 4 Gbit, 8 Gbit 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory.

HY5DU663222Q-5 : 2M X 32 DDR DRAM, 1 ns, PQFP100. s: Memory Category: DRAM Chip ; Density: 67109 kbits ; Number of Words: 2000 k ; Bits per Word: 32 bits ; Package Type: 20 X 14 MM, 0.65 MM PITCH, LQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 2.8 ; Access Time: 1 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

NT5SE8M16DS-6K : 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54. s: Memory Category: DRAM Chip ; Density: 134218 kbits ; Number of Words: 8000 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 INCH, LEAD FREE, PLASTIC, TSOP2-54 ; Pins: 54 ; Supply Voltage: 2.5V ; Access Time: 5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

7200L30JB : IC,FIFO,256X9,ASYNCHRONOUS,CMOS,LDCC,32PIN,PLASTIC. s: Memory Category: FIFO.

 
0-C     D-L     M-R     S-Z