Details, datasheet, quote on part number: M377S1620CT3
PartM377S1620CT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S1620CT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (16Mx4)x18+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S1620CT3 datasheet
  

 

Features, Applications

16Mx72 SDRAM DIMM with PLL & Register based 4Banks, 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 16M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S1620CT3 consists of eighteen CMOS 16Mx4 bit Synchronous DRAMs in TSOP-II 400mil packages, three 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168-pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,700mil) , double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD 161 DQ63 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA9 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected V SS through 47K Resistor. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3 CLK CS CKE Add,CTL DQM DQ0~3


* Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S1620CT3-C1H
M377S1620CT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S1620CT3-C1H Description = M377S1620CT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620DT3 Description = M377S1620DT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620ET3 Description = M377S1620ET3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620FT3 Description = M377S1620FT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723AT3 Description = M377S1723AT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723BT3 Description = M377S1723BT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723CT3 Description = M377S1723CT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723DT3 Description = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723MT3 Description = M377S1723MT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858AT2 Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253BT3 Description = M377S3253BT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253CT3 Description = M377S3253CT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3253DT3 Description = M377S3253DT3 (Intel 1.2 Ver Base) 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/
M377S3320AT3 Description = M377S3320AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx4, 4Banks, 4KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL

K4D263238A-GC40 : ->Graphics Memory Description = K4D263238A 1M X 32Bit X 4 Banks Double Data Rate Synchronous DRAM With Bi-directional Data Strobe And DLL ;; Organization = 4Mx32 ;; Vdd/Vddq(V) = 2.5/2.5 ;; Speed(ns) = 3.3,3.6,4.0,4.5,5.0 ;; Refresh = 4K/32ms ;; Package = 144FBGA ;; Interface = SSTL_2 ;; Production Status = Eol(last

K4R761869A-F : Description = K4R761869A 1M X 18bit X 32s Banks Direct RDRAM™ ;; Organization = (1Mx18)x32s ;; Voltage(V) = 2.5 ;; Refresh = 32K/32ms ;; Speed(MHz)/ TRAC(ns) = 600/32,533/32P,400/40 ;; Package = 92WBGA ;; Production Status = Mass Production ;; Comments = Long/short Channel

K4T51163QB : 512 Mb Description = K4T51163QB 512Mb B-die DDR2 Sdram ;; Organization = 32Mx16 ;; Bank/ Interface = 4B/SSTL-18(VDD/VDDQ=1.8V) ;; Refresh = 8K/64ms ;; Speed = E6,D5,CC ;; Package = 84FBGA ;; Power = C,l ;; Production Status = Engineering Sample ;; Comments = -

K6T2008S2M-YB15 : Description = K6T2008S2M 256K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 256Kx8 ;; Vcc(V) = 2.3~3.3 ;; Speed-tAA(ns) = 120,150 ;; Operating Temperature = C,i ;; Operating Current(mA) = 25 ;; Standby Current(uA) = 15 ;; Package = 32TSOP1 ;; Production Status = Eol ;; Comments

KM64V4002CI-20 : -> Fast SRAM Description = KM64V4002C 1M X 4 Bit (with Oe)high-speed CMOS Static RAM ;; Organization = 1Mx4 ;; Vcc(V) = 3.3 ;; Speed-tAA(ns) = 10,12,15 ;; Operating Temperature = C,i,l,p ;; Operating Current(mA) = 150,140,130 ;; Standby Current(mA) = 10 ;; Package = 32SOJ ;; Production Status = Eol ;; Comments =

S3P7544 : S3C7(KS57) Series Description = S3P7544 Single-chip CMOS Microcontroller ;; ROM(KB) = 4 ;; RAM Nibble = 512 ;; I/o Pins = 17 ;; Interrupt (Int/Ext) = 2/2 ;; Timer/counters = BT/WDT/8T ;; Sio = - ;; LCD (Seg/Com) = - ;; ADC (BitxCh) = - ;; PWM(BitxCh) = - ;; Max. OSC.Freq. (MHz) = 6 ;; VDD(V) = 1.8~5.5 ;; Other Featur

K9F1208U0B : 64M x 8 Bit NAND Flash Memory Offered in 64Mx8bit the K9F1208X0B is 512M bit with spare 16M bit capacity. The device is offered in 1.8V, 2.7V, 3.3V Vcc.

MC4GH02GNMCA-2SA00 : Flash Card he SAMSUNG MultiMediaCard is a universal low cost data storage and communication media. It is designed to cover a wied area of applications as smart phones, cameras, organizers, PDAs, digital recorders, MP3 players, pagers, electronic toys, etc. Targeted features are high mobility and h

K6F2008T2E-YF70 : 256Kx8 bit Super Low Power and Low Voltage Full CMOS Static RAM The K6F2008T2E families are fabricated by SAMSUNG's advanced Full CMOS process technology. The families support industrial temperature ranges for user flexibility of system design. The families also supports low data retention voltag

K4H511638B-GC/LA2 : 128mb DDR Sdram

K8S5415EBC-FC1E0 : 16M X 16 FLASH 1.8V PROM, 100 ns, PBGA44 Specifications: Memory Category: Flash, PROM ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 7.70 X 6.20 MM, 1 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 100 ns ; Operating Temperature

M392B5270DH0-CF8 : DDR DRAM Specifications: Memory Category: DRAM Chip

Same catergory

HY29F400 : 4M. 4 Megabit (512Kx8/256Kx16) 5 Volt-only Flash Memory. KEY n 5 Volt Read, Program, and Erase Minimizes system-level power requirements n High Performance Access times as fast ns n Low Power Consumption 20 mA typical active read current in byte mode, 28 mA typical in word mode 30 mA typical program/erase current 5 A maximum CMOS standby current n Compatible with JEDEC Standards Package, pinout and command-set.

HY51V65400HG : 16M X 4Bit Fast Page DRAM. This familiy a 64Mbit dynamic RAM organized x 4 bit configuration with Fast Page mode CMOS DRAMs. Fage page mode offers high speed of random access memory within the same row. The advanced circuit and process allow this device to achieve high performance and low power dissipation. are access or 50ns) and refresh cycle(4K ref ) and power consumption.

HY57V561620BLT-6I : . The a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. HY57V561620B is organized HY57V561620B-I is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input.

HYM71V8M635BLT6 : ->SO DIMM. based on 8Mx16 SDRAM with LVTTL, 4 banks & 4K Refresh The Hynix HYM71V8M635B(L)T6 Series are 8Mx64bits Synchronous DRAM Modules. The modules are composed of four 8Mx16bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 144pin glass-epoxy printed circuit board. Two 0.33uF and one 0.1uF decoupling capacitors.

MB84VD21183 : 16m ( X 8/ X 16 ) Flash Memory & 4m ( X 8/ X 16 ) Static RAM. Stacked MCP (Multi-Chip Package) FLASH MEMORY & SRAM Power supply voltage 3.6 V High performance 85 ns maximum access time Operating Temperature to +85 C Package 69-ball FBGA, 56-pin TSOP(I) Flash Memory Ordering Part No. VCCf, VCCs 3.0 V Max. Address Access Time (ns) Max. CE Access Time (ns) Max. OE Access Time (ns) Simultaneous Read/Write operations.

MBM30LV0032 : 32m ( 4m X 8 ) Bit NAND-type. The MBM30LV0032 device is a single 8 bit NAND flash memory organized as 528 byte 16 pages 512 blocks. Each 528 byte page contains 16 bytes of optionally selected spare area which may be used to store ECC code( s indicated are on condition that ECC system would be combined.). Program and read data is transferred between the memory array and page.

TC55161FTL : 4m CMOS Static RAM: 256kx16.

VDD6616A4A : VDD6616A4A, 4Mx16, 4B/SSTL_2 , 4K/64ms, -4B/250MHz -5B/200MHz, 2.5V, 66-pin 400 Mil,tsop ii.

W981616BH : 1Mx16.

K4H1G0838A : 32M x 8Bit x 4 Banks Double Data Rate SDRAM he K4H1G0838A is 1,073,741,824 bits of double data rate synchronous DRAM organized as 4 x 33,554,432 words by 8bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous with Data Strobe allow extremely high performance up to 400Mb/s per pin..

HYS64T128020HU-5-A : 240-Pin Unbuffered DDR2 SDRAM Modules The DIMMs feature serial presence detect based on a serial E2PROM device using the 2-pin I2C protocol. The first 128 bytes are programmed with configuration data and are write protected; the second 128 bytes are available to the customer.

GS8160V36C : 18Mb Burst SRAMs The GS8160V18/36CT is an 18,874,368-bit (16,777,216-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main.

HY5PS12421CFP : * VDD ,VDDQ =1.8 +/- 0.1V * All inputs and outputs are compatible with SSTL_18 interface * Fully differential clock inputs (CK, /CK) operation * Double data rate interface * Source synchronous-data transaction aligned to bidirectional data strobe (DQS, /DQS) * Differential Data Strobe (DQS, /DQS) * Data outputs on DQS, /DQS edges when read (edged DQ) * Data.

FTS512WV8DB20 : 512K X 8 STANDARD SRAM, 20 ns, CDIP36. s: Memory Category: SRAM Chip ; Density: 4194 kbits ; Number of Words: 512 k ; Bits per Word: 8 bits ; Package Type: DIP, CERAMIC, DIP-36 ; Pins: 36 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 20 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).

IS62C51216AL-45MLI : 512K X 16 STANDARD SRAM, 45 ns, PBGA48. s: Memory Category: SRAM Chip ; Density: 8389 kbits ; Number of Words: 512 k ; Bits per Word: 16 bits ; Package Type: BGA, 9 X 11 MMM, LEAD FREE, MINI, BGA-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 45 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

72V3612L12PF8 : 64 X 36 BI-DIRECTIONAL FIFO, 8 ns, PQFP120. s: Memory Category: FIFO ; Density: 2 kbits ; Number of Words: 64 k ; Bits per Word: 36 bits ; Package Type: TQFP, TQFP-120 ; Pins: 120 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 8 ns ; Cycle Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z