Details, datasheet, quote on part number: M377S0823ET3
PartM377S0823ET3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S0823ET3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x9+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S0823ET3 datasheet
  

 

Features, Applications

- Drive IC is changed from to ALVCF162835 and PLL is also changed from to CDCF2509.

Changed the Notes in Operating AC Parameter. < Before > 5. For 1H/1L, tRDL=1CLK and tDAL=1CLK+tRP is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP. < After 5.In 100MHz and below 100MHz operating conditions, tRDL=1CLK and 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.

8Mx72 SDRAM DIMM with PLL & Register based 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 8M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S0823ET3 consists of nine CMOS 8Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, two 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,500mil) , double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS *CLK2 NC **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD DQ40 96 VSS DQ45 102 VDD CB5 107 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD DQ63 162 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL DU NC Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA8 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask


 

Related products with the same datasheet
M377S0823ET3-C1H
M377S0823ET3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S0823ET3-C1H Description = M377S0823ET3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823FT3 Description = M377S0823FT3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT1 Description = M377S1620CT1 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT2 Description = M377S1620CT2 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT3 Description = M377S1620CT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620DT3 Description = M377S1620DT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620ET3 Description = M377S1620ET3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620FT3 Description = M377S1620FT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723AT3 Description = M377S1723AT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723BT3 Description = M377S1723BT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723CT3 Description = M377S1723CT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723DT3 Description = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723MT3 Description = M377S1723MT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858AT2 Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S3253AT3 Description = M377S3253AT3 32MBx72 Sdram Dimm With PLL & Register Based on 32MBx8, 4Banks 8KB Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL

K6L0908V2A-YD10 : Description = K6L0908V2A 64K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 64Kx8 ;; Vcc(V) = 3.0~3.6 ;; Speed-tAA(ns) = 70,85,100 ;; Operating Temperature = C,e,i ;; Operating Current(mA) = 40 ;; Standby Current(uA) = 20 ;; Package = 32TSOP1 ;; Production Status = Eol ;; Commen

K9F6408Q0C-H : 64M bit Description = K9F6408Q0C 8M X 8 Bit Bit NAND Flash Memory ;; Organization = 8Mx8 ;; Operating Voltage(V) = 1.65~1.95 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 48TBGA ;; Production Status = Mass Production ;; Comments = 0.15um

KM416C4100CS : Description = KM416C4100CS 4M X 16bit CMOS Dynamic RAM With Fast Page Mode ;; Organization = 4Mx16 ;; Mode = Fast Page ;; Voltage(V) = 5 ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; Package = 50TSOP2 ;; Power = Normal ;; Production Status = Eol ;; Comments = -

KM64V1003BJ : Fast SRAM Description = KM64V1003B 256K X 4 Bit (with Oe)high-speed CMOS Static RAM(3.3V Operating) ;; Organization = 256Kx4 ;; Vcc(V) = 3.3 ;; Speed-tAA(ns) = 8,10,12 ;; Operating Temperature = C ;; Operating Current(mA) = 150 ;; Standby Current(mA) = 5 ;; Package = 32SOJ ;; Production Status = Eol ;; Commen

KMM366S163BT-GB : Pc100 Sdram Module

K4S510832M-TC1L : 16M x 8bit x 4 Banks Synchronous DRAM Lvttl

S6B33B2A02-B0CY : 132 RGB Segment & 162 Common Driver For 65,536 Color STN LCD

AT-FC-P-M5-09-B : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

AT-LC-P-M6-15-A : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

AT-SC-P-SM-09-A : RF/MICROWAVE FIXED ATTENUATOR, 20 dB INSERTION LOSS-MAX Specifications: Attenuator Type: Fixed ; Insertion Loss: 20 dB ; Attenuation: 1 dB

CL03C140FA3ACNC : CAP,CERAMIC,14PF,25VDC,1% -TOL,1% +TOL,C0G TC CODE,-30,30PPM TC,0201 CASE Specifications: Dielectric: Ceramic Composition ; RoHS Compliant: Yes

M464S3254CK1-L1L : 64M X 8 SYNCHRONOUS DRAM MODULE, DMA144 Specifications: Memory Category: DRAM Chip ; Density: 536871 kbits ; Number of Words: 64000 k ; Bits per Word: 8 bits ; Package Type: HALOGEN FREE AND ROHS COMPLIANT, SODIMM-144 ; Pins: 144 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Operating Temperature: 0 to 70 C (32 to 158 F)

Same catergory

212A625 : 512K X 8 Radiation Hardened Static RAM 3.3 V. Other Read/Write Cycle Times 30 ns and to 125C) Read/Write Cycle Time 55ns (limited temperature range) SMD Number TBD Asynchronous Operation CMOS Compatible I/O Single V 5% Power Supply Low Operating Power Packaging Options 40-Lead Flat Pack x 1.065) Radiation Fabricated with 0.35 m Process for Strategic rad hard 0.25 m Commercial process for rad hard.

72V3684 : 16 K X 36 X 2 Syncbififo, 3.3V. Memory storage capacity: x 2 Clock frequencies to 100 MHz (6.5ns access time) Two independent clocked FIFOs buffering data in opposite directions Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRB flag functions) Programmable Almost-Empty and Almost-Full flags; each.

AS4LC4M16 : . Single +3.3V 0.3V power supply. Industry-standard x16 pinout, timing, functions, and package. 12 row, 10 column addresses High-performance CMOS silicon-gate process All inputs, outputs and clocks are LVTTL-compatible Extended Data-Out (EDO) PAGE MODE access 4,096-cycle CAS\-BEFORE-RAS\ (CBR) REFRESH distributed across 64ms Optional self refresh (S) for low-power.

AT24C512 : 2-wire Serial EePROM 512K(65,536 X 8). 2.7 (VCC 1.8 (VCC to 3.6V) Internally Organized 8 2-wire Serial Interface Schmitt Triggers, Filtered Inputs for Noise Suppression Bidirectional Data Transfer Protocol 1 MHz (5V), 400 kHz (2.7V) and 100 kHz (1.8V) Compatibility Write Protect Pin for Hardware and Software Data Protection 128-byte Page Write Mode (Partial Page Writes Allowed) Self-timed.

CY62137CV30LL-55BAI : MicroPower asynchronous SRAM. Micropower Asynchronous SRAMs. Very High Speed: 55 ns and 70 ns Voltage range: CY62137CV: 2.7V3.6V Pin Compatible with the CY62137V Ultra-low active power Typical active current: 1.5 mA MHz Typical active current: f = fmax (70 ns speed) Low and Ultra low standby power Easy memory expansion with CE and OE Automatic power-down when deselected CMOS for optimum speed/power Packages.

FM24C04 : 4Kb Fram Serial Memory. 4K bit Ferroelectric Nonvolatile RAM Organized x 8 bits High endurance 10 Billion (1010) read/writes 10 year data retention C No write delay Advanced high-reliability ferroelectric process Fast Two-wire Serial Interface to 400 kHz maximum bus frequency Direct hardware replacement for EEPROM Low Power Operation True 5V operation 150 A Active current.

HYS64D16301GU5C : 184-pin Unbuffered Double Data Rate Sdram. 184-Pin Unbuffered Double Data Rate SDRAM UDIMM DDR SDRAM Edition 2004-03 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 Mnchen, Germany Infineon Technologies AG 2004. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

IDT72285 : 64K X 18 Supersync Fifo, 5.0V. Choose among the following memory organizations: x 18 Pin-compatible with the IDT72255LA/72265LA SuperSync FIFOs 10ns read/write cycle time (6.5ns access time) Fixed, low first word data latency time Auto power down minimizes standby power consumption Master Reset clears entire FIFO Partial Reset clears data, but retains programmable settings Retransmit.

K9S5608V0M : Smart Media->32M Byte. = K9S5608V0M 32M X 8Bit SmartMedia(TM) Card ;; Organization = 32Mx8 ;; Operating Voltage(V) = 2.7~3.6 ;; Temperature = 0~55 ;; Speed(ns) = 50 ;; Package = 22PAD ;; Production Status = Eol ;; Comments = -.

M13609EJ4V0DS00 : SRAM. 4M-BIT Bi-CMOS SYNCHRONOUS FAST STATIC RAM BY 36-BIT LVTTL INTERFACE/REGISTER-LATCH/LATE WRITE The a 262,144 words by 18 bits, and the a 131,072 words by 36 bits synchronous static RAM fabricated with advanced Bi-CMOS technology using N-channel memory cell. This technology and unique peripheral circuits make the PD464518AL and PD464536AL a high-speed.

M27V405 : NND - 4 Mbit (512KB X8) Low Voltage OTP EPROM. to 3.6V SUPPLY VOLTAGE in READ OPERATION ACCESS TIME: 120ns LOW POWER CONSUMPTION: Active Current 5MHz Standby Current 20A PROGRAMMING VOLTAGE: 0.25V PROGRAMMING TIMES: Typical 48sec. (PRESTO II Algorithm) Typical 27sec. (On-Board Programming) PIN COMPATIBLE with the 4 Mbit, Single Voltage Flash Memory ELECTRONIC SIGNATURE Manufacturer.

M374F1600BJ1 : Unbuffered DIMM. = M374F1600BJ1 16Mx72 DRAM Dimm With Ecc Using 16Mx4,4K&8K Refresh,3.3V,EDO Mode Without Buffer ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 168 ;; Component Composition = (16Mx4)*18+EEPROM ;; Production Status = Eol ;; Comments = Unbuffered.

MC2GH01GDMCA : Flash Card he SAMSUNG MultiMediaCard is a universal low cost data storage and communication media. It is designed to cover a wied area of applications as smart phones, cameras, organizers, PDAs, digital recorders, MP3 players, pagers, electronic toys, etc. Targeted are high mobility and high performance at a low cost price. It might also be expressed.

EDI7C32512C120EI : 512K X 32 FLASH 5V PROM MODULE, 120 ns, CQFP68. s: Memory Category: Flash, PROM ; Density: 16777 kbits ; Number of Words: 512 k ; Bits per Word: 32 bits ; Package Type: QFP, CERAMIC, QFP-68 ; Pins: 68 ; Supply Voltage: 5V ; Access Time: 120 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

IDT70V05L15GG : 8K X 8 DUAL-PORT SRAM, 15 ns, CPGA68. s: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 8 k ; Bits per Word: 8 bits ; Package Type: 1.180 X 1.180 INCH, 0.160 INCH HEIGHT, GREEN, CERAMIC, PGA-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

TC58F010F-10 : 128K X 8 FLASH 12V PROM, 100 ns, PDSO32. s: Memory Category: Flash, PROM ; Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Package Type: SOP, 0.525 INCH, PLASTIC, SOP-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 100 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z