Details, datasheet, quote on part number: M377S0823DT3
PartM377S0823DT3
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S0823DT3 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x9+Drive ICx2+PLL+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S0823DT3 datasheet
  

 

Features, Applications

8Mx72 SDRAM DIMM with PLL & Register based 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 8M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S0823DT3 consists of nine CMOS 8Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, two 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,500mil) , double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE 148 VSS DQ55 152 VSS DQ59 157 VDD DQ63 162 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA8 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected to VSS through 47K Resistor. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

Notes : Address/Control Signals are connected to D2 through 100 ohms resistor.

Note 1. Unused clock termination : 10 and 12pF 2. The actual values of Cb will depend upon the PLL chosen.


 

Related products with the same datasheet
M377S0823DT3-C1H
M377S0823DT3-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S0823DT3-C1H Description = M377S0823DT3 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823ET3 Description = M377S0823ET3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823FT3 Description = M377S0823FT3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT1 Description = M377S1620CT1 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT2 Description = M377S1620CT2 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT3 Description = M377S1620CT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620DT3 Description = M377S1620DT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620ET3 Description = M377S1620ET3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620FT3 Description = M377S1620FT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723AT3 Description = M377S1723AT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723BT3 Description = M377S1723BT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723CT3 Description = M377S1723CT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723DT3 Description = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723MT3 Description = M377S1723MT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858AT2 Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2950MT3 Description = M377S2950MT3 128Mx72 Sdram Dimm With PLL & Register Based on 128Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2953MT3 Description = M377S2953MT3 128Mx72 Sdram Dimm With PLL & Register Based on 64Mx8, 4Banks 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL

KA2131A : DC Volume, Tone Control Circuit

KS88C2148T : S3C8(KS88) Series Description = KS88C2148 Single-chip CMOS Microcontroller ;; ROM(KB) = 48 ;; RAM(bytes) = 1040 ;; I/o Pins = 47 ;; Interrupt (Int/Ext) = 6/12 ;; Timer/counters = BT/WDT/WT/8T/16T ;; Serial Interface = Sio ;; LCD (Seg/Com) = 28/8 ;; ADC (BitxCh) = 8x4 ;; PWM(BitxCh) = (8x1) ;; Max. OSC.Freq. (MHz) = 8

M368L1624BTL-CLA0 : Description = M368L1624BTL 16M X 64 DDR Sdram 184pin Dimm Based on 16M X 16 ;; Density(MB) = 128 ;; Organization = 16Mx64 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 8K/64ms ;; Speed = A0,A2,B0 ;; #of Pin = 184 ;; Power = C,l ;; Component Composition = (16Mx16)x4 ;; Production Status = Eol ;; Comment

K4S641632E-TL70 : 1M x 16bit x 4 Banks Mobile Sdram in 54fbga

KBE00S009M-D411 : 1Gb NAND x 2 + 256mb Mobile Sdram x 2

K6R4004V1D-JKCI : 256kx16 Bit High Speed Static Ram(5.0v Operating). Operated at Commercial and Industrial Temperature Ranges.

KM732V689A : 64kx32 Synchronous SRAM

M485L6523MT0-CA0 : 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 Specifications: Memory Category: DRAM Chip ; Density: 4831838 kbits ; Number of Words: 64000 k ; Bits per Word: 72 bits ; Package Type: SODIMM-200 ; Pins: 200 ; Supply Voltage: 2.5V ; Access Time: 0.7500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

Same catergory

72105 : 256 X 16 Parallel-to-serial Fifo, 5.0V. 25ns parallel port access time, 35ns cycle time 45MHz serial output shift rate Wide x16 organization offering easy expansion Low power consumption (50mA typical) Least/Most Significant Bit first read selected by asserting the FL/DIR pin Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full Dual-Port zero fall-through architecture.

AAM29F017B-120EC : 16 Megabit ( 2 M X 8-bit ) CMOS 5.0 Volt-only, Uniform Sector Flash Memory.

CY7C1373B-100AC : NoBL. Nobl Synchronous SRAM. Pin-compatible and functionally equivalent to ZBT devices Supports 117-MHz bus operations with zero wait states Data is transferred on every clock Internally self-timed output buffer control to eliminate the need to use asynchronous OE Registered inputs for flow-thru operation Byte Write capability Common I/O architecture Fast clock-to-output times.

EDI7F332MV : Flash Modules. Organization = 2Mx32 ;; Speed (ns) = 90-150 ;; Volt = 3.3 ;; Package = SIMM-80 ;; Temp = ;;.

HY5W2A6CL/SF-PF : Handy SDRAM. The Hynix Low Power SDRAM is suited for non-PC application which use the batteries such as PDAs, 2.5G and 3G cellular phones with internet access and multimedia capabilities, mini-notebook, handheld PCs. The Hynix a 134,217,728bit CMOS Synchronous Dynamic Random Access Memory. It is organized of 2,097,152x16. The Low Power SDRAM provides for programmable.

HYM71V16755BT8 : ->Unbuffered DIMM. based on 16Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh The Hynix HYM71V16755BT8 Series are 16Mx72bits ECC Synchronous DRAM Modules. The modules are composed of nine 16Mx8bits CMOS Synchronous DRAMs 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package a 168pin glass-epoxy printed circuit board. One 0.22uF and one 0.0022uF decoupling capacitors.

K9F1G08D0M : 1G bit. = K9F1G08D0M 128M X 8 Bit NAND Flash Memory ;; Organization = 128Mx8 ;; Operating Voltage(V) = 2.4~2.9 ;; Temperature = C,i ;; Speed(ns) = 50 ;; Package = 48TSOP1 ;; Production Status = Mass Production ;; Comments = 0.12um.

LH28F160BVHE-TTL10 : 16M Top Boot Block Flash.

M15391EJ1V0DS00 : SRAM. 4M-BIT CMOS FAST SRAM BY 16-BIT EXTENDED TEMPERATURE OPERATION The is a high speed, low power, 4,194,304 bits (262,144 words by 16 bits) CMOS static RAM. Operating supply voltage 0.5 V. The PD444016-Y is packaged in 44-PIN PLASTIC TSOP (II). 262,144 words by 16 bits organization Fast access time ns (MAX.) Byte data control : /LB - I/O8), /UB - I/O16).

M5M465405BTP-5 : Asynchronous->3.3V EDO. Edo Mode 67108864-bit Dynamic RAM. EDO MODE BY 4-BIT) DYNAMIC RAM EDO MODE BY 8-BIT) DYNAMIC RAM EDO MODE BY 16-BIT) DYNAMIC RAM The M5M467405/465405BJ,BTP is organized M5M467805/465805BJ,BTP is organized by 8-bit, and M5M465165BJ,BTP is organized by 16-bit dynamic RAMs, fabricated with the high performance CMOS process, and are suitable for large-capacity memory systems with high speed.

MDT19C01 : The Simulated ic For MDT1005 /1010 /1015 /1020 /80C01 /10C21/10C22. ROM size can be set 4 K words RAM size can be set bytes 37 single word instructions Two operating voltage : Vdd for MPU with range from 6.3 V Vcc for memory and control interface circuit from to 5.5V Operating frequency MHz Function compatible MDT MPU I/O port can be set pins Pull-up or pull-down resistors can be set by configuration registers /HALT.

MT58L256L32F : SyncBurst. 8Mb Syncburst SRAM, 3.3V Vdd, 3.3V or 2.5V I/O, Flow-Through,.

SST39LF800A : 2 Mbit / 4 Mbit / 8 Mbit ( X16 ) Multi-purpose Flash. Organized 512K x16 Single Voltage Read and Write Operations 3.0-3.6V for 2.7-3.6V for SST39VF200A/400A/800A Superior Reliability Endurance: 100,000 Cycles (typical) Greater than 100 years Data Retention Low Power Consumption Active Current: 20 mA (typical) Standby Current: 3 A (typical) Sector-Erase Capability Uniform 2 KWord sectors.

TC581282AXB : Org. = 16M X 8 ;; Status = Die Transition ;; Replacement = TC58DVM72A1XBJ1 ;; Package = TFBGA-56 ;; Voltage = 2.7V to 3.6V ;; Page Size = 528 Bytes ;; Block Size = 16K Bytes.

TM248GBK32U-60 : ti TM248GBK32U, 2 097 152 BY 32-Bit Dynamic RAM Modules. Organization TM124FBK32F. TM248GBK32F. Single 5-V Power Supply (10% Tolerance) 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket TM124FBK32F Utilizes Two 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Package TM248GBK32F Utilizes Four 16M-Bit DRAMs in Plastic SOJ Package Long Refresh Period (1 024 Cycles).

H5MS2562JFR-J3M : 16M X 16 DDR DRAM, PBGA60. s: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 8 X 10 MM, 1 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, FBGA-60 ; Pins: 60 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Operating Temperature: -30 to 85 C (-22 to 185 F).

MX29F1610AMC-70 : 1M X 16 FLASH 5V PROM, 70 ns, PDSO44. s: Memory Category: Flash, PROM ; Density: 16777 kbits ; Number of Words: 1000 k ; Bits per Word: 16 bits ; Package Type: SOP, 0.500 INCH, PLASTIC, SOP-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 70 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

24C01C/MC : 128 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8. s: Density: 1 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Bus Type: Serial ; Production Status: Full Production ; Data Rate: 0 MHz ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: 2 X 3 MM, 0.90 MM HEIGHT, LEAD FREE, PLASTIC, MO-229, DFN-8 ; Pins: 8 ; Operating Range: Commercial ; Operating.

 
0-C     D-L     M-R     S-Z