Details, datasheet, quote on part number: M377S0823CT2
PartM377S0823CT2
CategoryMemory => DRAM => SDR SDRAM => Modules => Registered DIMM
TitleRegistered DIMM
DescriptionDescription = M377S0823CT2 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 1H,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (8Mx8)x9+Drive ICx2+PLL+EEPROM ;; Production Status = Eol ;; Comments = PC100
CompanySamsung Semiconductor, Inc.
DatasheetDownload M377S0823CT2 datasheet
  

 

Features, Applications

8Mx72 SDRAM DIMM with PLL & Register based 4Banks 4K Ref., 3.3V Synchronous DRAMs with SPD

The Samsung a 8M bit x 72 Synchronous Dynamic RAM high density memory module. The Samsung M377S0823CT2 consists of nine CMOS 8Mx8 bit Synchronous DRAMs in TSOP-II 400mil packages, two 18-bits Drive ICs for input control signal, one PLL in 24-pin TSSOP package for clock and one 2K EEPROM in 8-pin TSSOP package for Serial Presence Detect a 168pin glass-epoxy substrate. Two 0.22uF and one 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The is a Dual In-line Memory Module and is intented for mounting into 168-pin edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

Burst mode operation Auto & self refresh capability (4096 Cycles/64ms) LVTTL compatible inputs and outputs Single 0.3V power supply MRS cycle with address key programs Latency (Access from column address) Burst length Full page) Data scramble (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Serial presence detect with EEPROM PCB : Height (1,500mil) , double sided component

Pin Front VSS DQ2 DQ3 VDD DQ7 DQ8 VSS DQ12 DQ13 VDD CB0 CB1 VSS NC VDD WE DQM0 Pin Front Pin Front DQ18 DQ19 VDD DQ20 NC *VREF *CKE1 VSS DQ22 DQ23 VSS DQ26 DQ27 VDD DQ30 DQ31 VSS NC WP **SDA **SCL VDD Pin Back Pin Back DQM5 *CS1 RAS VSS BA0 A11 VDD *CLK1 *A12 VSS DQM7 *A13 VDD CB6 CB7 VSS DQ48 DQ49 Pin Back 60 32 VSS 68 40 VDD 69 41 VDD 71 43 VSS 77 49 VDD 82 54 VSS DQ17 84 VSS 89 DQ35 VDD 95 DQ40 VSS DQ45 102 VDD 106 CB5 VSS 109 110 VDD 111 CAS DQ51 143 VDD 145 146 *VREF 147 REGE VSS 151 DQ55 VSS DQ59 157 VDD 161 DQ63 VSS **SA2 168 VDD

Pin Name CS0, CS2 RAS CAS ~ 7 VDD VSS *VREF REGE SDA SCL NC WP Function Address input (Multiplexed) Select bank Data input/output Check bit (Data-in/data-out) Clock input Clock enable input Chip select input Row address strobe Colume address strobe Write enable DQM Power supply (3.3V) Ground Power supply for reference Register enable Serial data I/O Serial clock Address in EEPROM Dont use No connection Write protection

* These pins are not used in this module. These pins should NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

Input Function Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command. Row/column addresses are multiplexed on the same pins. Row address ~ RA11, Column address ~ CA8 Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from CAS, WE active. Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode. Data inputs/outputs are multiplexed on the same pins. Check bits for ECC. WP pin is connected V SS through 47K Resistor. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be write-protected. Power and ground for the input buffers and the core logic.

Address Bank select address Row address strobe Column address strobe Write enable Data input/output mask

Data input/output Check bit Write protection Power supply/ground

Notes : Address/Control Signals are connected to D2 through 100 ohms resistor.
* Note 1. The actual values of Cb will depend upon the PLL chosen. VDD BCKE0 BDQM2,3,6,7

 

Related products with the same datasheet
M377S0823CT2-C1H
M377S0823CT2-C1L
Some Part number from the same manufacture Samsung Semiconductor, Inc.
M377S0823CT2-C1H Description = M377S0823CT2 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823CT3 Description = M377S0823CT3 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823DT3 Description = M377S0823DT3 8M X 72 Sdram Dimm With PLL & Register Based on 8M X 8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823ET3 Description = M377S0823ET3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S0823FT3 Description = M377S0823FT3 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT1 Description = M377S1620CT1 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT2 Description = M377S1620CT2 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620CT3 Description = M377S1620CT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620DT3 Description = M377S1620DT3 16M X 72 Sdram Dimm With PLL & Register Based on 16M X 4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620ET3 Description = M377S1620ET3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1620FT3 Description = M377S1620FT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723AT3 Description = M377S1723AT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723BT3 Description = M377S1723BT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723CT3 Description = M377S1723CT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723DT3 Description = M377S1723DT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S1723MT3 Description = M377S1723MT3 16Mx72 Sdram Dimm With PLL & Register Based on 16Mx8, 4Banks 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858AT2 Description = M377S2858AT2 Sdram Dimm (Intel 1.2 Ver Base) : 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72
M377S2858AT3 Description = M377S2858AT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858BT3 Description = M377S2858BT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858CT3 Description = M377S2858CT3 128M X 72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL
M377S2858DT3 Description = M377S2858DT3 128Mx72 Sdram Dimm With PLL & Register Based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V Sdrams With SPD ;; Density(MB) = 1024 ;; Organization = 128Mx72 ;; Bank/ Interface = 4B/LVTTL

K6T1008S2E-P : Description = K6T1008S2E 128K X 8 Bit Low Power And Low Voltage CMOS Static RAM ;; Organization = 128Kx8 ;; Vcc(V) = 2.3~2.7 ;; Speed-tAA(ns) = 85,100 ;; Operating Temperature = i ;; Operating Current(mA) = 15 ;; Standby Current(uA) = 10 ;; Package = 32TSOP1-0820,32TSOP1-0813.4F ;; Production Status

K7A803209B-QI25 : SB & SPB Description = K7A803209B 256Kx36 & 256Kx32 & 512Kx18-Bit Synchronous Pipelined Burst SRAM ;; Organization = 256Kx32 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 2.6,2.8,3.1 ;; Speed-tcyc (MHz) = 250,225,200 ;; I/o Voltage(V) = 3.3,2.5 ;; Package = 100TQFP ;; Production Status = M

KM718FS4011AH-4 : Ultra Speed Sync SRAM->Late Write(R-R, R-L) Description = KM718FS4011AH 128Kx36 & 256Kx18 Synchronous Pipelined SRAM ;; Organization = 256Kx18 ;; VDD(V) = 2.5 ;; Access Time-tCD(ns) = 1.8,1.9,2.0 ;; Speed-tcyc (MHz) = 300,277,250 ;; I/o Voltage(V) = 1.5 ;; Package = 119-BGA ;; Production Status = Eol ;; Comments = -

M312L3313ETS-CLAA : Description = M312L3313ETS 184Pin Registered Dimm Based on 128Mb E-die (x4, X8) ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/SSTL2 ;; Refresh = 4K/64ms ;; Speed = B3,AA,A2,B0,A0 ;; Power = C,l ;; #of Pin = 184 ;; Component Composition = (16Mx8)x18 ;; Production Status = Mass

M463S1654DT1-CL7A : uSODIMM Description = M463S1654DT1 16Mx64 Sdram Usodimm Based on 16Mx16, 4Banks, 8K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = 1H,1L,7A ;; #of Pin = 144 ;; Power = C,l ;; Component Composition = (16Mx16

S1P2655A05-D0B0 : Description = S1P2655A05 Linear Integrated Circuit ;; Function = Level Meter ;; Features = Relay Driver,dc Motor,solenoids,led Display,filament Lamp,high Power Buffer,thermal Print Head Driver ;; Package = 16DIP,16SOP ;; Production Status = Eol

K9K1G08B0B-G,J : 128M x 8 Bit NAND Flash Memory The K9K1G08X0B is a 128M(134,217,728) x 8bit NAND Flash Memory with a spare 4.096K(4,194,304)x8bit. Its NAND cell provides the most cost-effective solution for the solid state mass storage market.

K9F1G08U0A-F : 256M x 8 Bit NAND Flash Memory Offered in 128Mx8bit the K9F1G08X0A is 1G bit with spare 32M bit capacity. Its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typical 200s on the 2112-byte page and an erase operati

K9F1208R0C : Offered in 64Mx8bits, the K9F1208X0C is 512Mbit with spare 16Mbit capacity. The device is offered in 1.8V, 2.7V and 3.3V Vcc. Its NAND cell provides the most cost-effective solutIon for the solid state mass storage market. A program operation can be performed in typical 200s on the 528-bytes and an

K9K2G16U0M-YCB0 : 256M x 8 Bit / 128M x 16 Bit NAND Flash Memory

K8D638UBM-FI08 : 64M Bit (8M X8/4m x16) Dual Bank NOR Flash Memory

Same catergory

AM29F400B : 4M. 4mb CMOS 5.0 Volt-only, Boot Sector Flash Memory-die: 512kx8 /256kx 16.

Am75PDL191BHHa : 128 Megabit (8M X 16-Bit) CMOS 3.0 Volt-Only, Simultaneous Read/write Flash Memory With Enhanced Versatile I/o Control And Dual Chip Enable Input Plus, For Additional Code or Data Storage, 64 Megabit (4M X 16-Bit) CMOS 3.0 Volt-only Simultaneous Read/write Flash Memory And 32 Mbit (2M X 16-Bit) CMOS Pseudo Static RAM.

AS7C331MNTD18A : 3.3V NTD TM Synchronous SRAM, 18M, 1Mx18. Organization: 1,048,576 words 18 bits NTDTM1 architecture for efficient bus operation Fast clock speeds to 200 MHz in LVTTL/LVCMOS Fast clock to data access: 3/3.4/3.8 ns Fast OE access time: 3/3.4/3.8 ns Fully synchronous operation Flow-through or pipelined mode Asynchronous output enable control Available in 100-pin TQFP and 165-ball BGA package.

CY7C1460V25-250AC : NoBL. Nobl Synchronous SRAM. Zero Bus Latency, no dead cycles between write and read cycles Fast clock speed: 250, 200, and 167 MHz Fast access time: 2.7, 3.0 and 3.5 ns Internally synchronized registered outputs eliminate the need to control OE Single 2.5V 5% power supply VDD Separate VDDQ for or 1.8V I/O Single WE (Read/Write) control pin Positive clock-edge triggered, address,.

EDI7F342MV : Flash Modules. Organization = 2Mx32 ;; Speed (ns) = 120-150 ;; Volt = 3.3 ;; Package = SIMM-80 ;; Temp = ;;.

HM5225325F-B60 : 256m LVTTL Interface Sdram 100 MHZ 1-mword X 64-bit X 4-bank/2-mword X 32-bit X 4-bank Pc/100 Sdram.

K6F8016R6A : = K6F8016R6A 512K X 16 Bit Super Low Power And Low Voltage Full CMOS Static RAM ;; Organization = 512Kx16 ;; Vcc(V) = 1.65~2.2 ;; Speed-tAA(ns) = 70,85 ;; Operating Temperature = i ;; Operating Current(mA) = 3 ;; Standby Current(uA) = 1 ;; Package = 48TBGA ;; Production Status = Eol ;; Comments = -.

M466S1723AT3 : SODIMM. = M466S1723AT3 16M X 64 Sdram Sodimm Based on 16M X 8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 128 ;; Organization = 16Mx64 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = 10 ;; #of Pin = 144 ;; Power = L,c ;; Component Composition = (16Mx8)x8+EEPROM ;; Production Status = Eol ;; Comments = PC66.

M59DR032C100N1T : 32 Mbit 2mb X16, Dual Bank, Page Low Voltage Flash Memory. 32 Mbit (2Mb x16, Dual Bank, Page) Low Voltage Flash Memory SUPPLY VOLTAGE VDD = VDDQ to 2.2V: for Program, Erase and Read VPP = 12V: optional Supply Voltage for fast Program and Erase Page Width: 4 words Page Access: 35ns Random Access: 100ns PROGRAMMING TIME 10s by Word typical Double Word Programming Option MEMORY BLOCKS Dual Bank.

MH8S72PHC : 64mbyte Synchronous DRAM: 8mx72. Some contents are subject to change without notice. The 8388608 - word by 72-bit Synchronous DRAM module. This consists of five industry standard 8Mx16 Synchronous DRAMs in TSOP and one industory standard EEPROM in TSSOP. The mounting of TSOP on a card edge Dual Inline package provides any application where high densities and large quantities of memory.

MT4LDT464HG-x : EDO FPM Module. 144-Pin DRAM Sodimms, (x64), , Status: End of Life (EOL).

PDM31532 : 64kx16 CMOS 3.3v Static RAM. The is a high-performance CMOS static RAM organized x 16 bits. The PDM31532 low power dissipation using chip enable (CE) and has an output enable input (OE) for fast memory access. Byte access is supported by upper and lower byte controls. The PDM31532 operates from a single 3.3V power supply and all inputs and outputs are fully TTLcompatible. The PDM31532.

PSD913F1-12B81 : Flash In-system Programmable Isp Peripherals For 8-bit MCUs. Flash In-System Programmable (ISP) Peripherals For 8-bit MCUs 2Mbit of Primary Flash Memory (8 uniform sectors) 256Kbit Secondary Flash Memory (4 uniform sectors) to 256Kbit SRAM Over 2,000 Gates of PLD: DPLD 27 Reconfigurable I/O ports Enhanced JTAG Serial Port Programmable power management High Endurance: 100,000 Erase/Write Cycles of Flash Memory.

S71NS064JA0 : Stacked Multi-chip Product (MCP), 128 Megabit (8 M X 16-Bit) And 64 Megabit (4 M X 16-Bit), 110 NM CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memories With 16 Megabit (1 M X 16-Bit) Psram.

TMS28F400BZB90BDBJL : ti TMS28F400BZB, 262 144 BY 16-Bit, 524 288 BY 8-Bit Boot-block Flash Memory.

WED2DG472512V : Modules->SSRAM->SSRAM Modules. Organization = 4x512Kx72 ;; Speed (ns) = 5-7 ;; Volt = 3.3 ;; Package = 168 Dimm ;; Temp = C ;;.

AS6C2008-55BIN : 256K X 8 STANDARD SRAM, 55 ns, PBGA36. s: Memory Category: SRAM Chip ; Density: 2097 kbits ; Number of Words: 256 k ; Bits per Word: 8 bits ; Package Type: 6 X 8 MM, ROHS COMPLIANT, TFBGA-36 ; Pins: 36 ; Logic Family: CMOS ; Supply Voltage: 3V ; Access Time: 55 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

BR24A32F-W : 4K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8. s: Density: 33 kbits ; Number of Words: 4 k ; Bits per Word: 8 bits ; Bus Type: Serial ; Production Status: Full Production ; Data Rate: 0 MHz ; Package Type: SOP-8, SOP ; Pins: 8 ; Operating Range: Industrial ; Operating Temperature: -40 to 105 C (-40 to 221 F).

HYMP112R728-C4 : 128M X 72 DDR DRAM MODULE, 0.5 ns, DMA240. s: Memory Category: DRAM Chip ; Density: 9663676 kbits ; Number of Words: 128000 k ; Bits per Word: 72 bits ; Package Type: DIMM-240 ; Pins: 240 ; Supply Voltage: 1.8V ; Access Time: 0.5000 ns ; Operating Temperature: 0 to 55 C (32 to 131 F).

IDT7208L15P : 64K X 9 OTHER FIFO, 15 ns, PDIP28. s: Memory Category: FIFO ; Density: 590 kbits ; Number of Words: 64 k ; Bits per Word: 9 bits ; Package Type: DIP, 0.600 INCH, 0.100 INCH PITCH, PLASTIC, DIP-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 15 ns ; Cycle Time: 25 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z