Details, datasheet, quote on part number: MCM6229BBXJ35R2
Description256k X 4 Bit Static Random Access Memory
CompanyMotorola Semiconductor Products
DatasheetDownload MCM6229BBXJ35R2 datasheet
Find where to buy


Features, Applications

The a 1,048,576 bit static random access memory organized as 262,144 words of 4 bits. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability. The MCM6229BB is equipped with both chip enable (E) and output enable (G) pins, allowing for greater system flexibility and eliminating bus contention problems. The MCM6229BB is available in 300 mil and 400 mil, 28 lead surface­mount SOJ packages. Single ± 10% Power Supply Fast Access Times: 15/17/20/25/35 ns Equal Address and Chip Enable Access Times All Inputs and Outputs are TTL Compatible and LVTTL Compatible Three State Outputs Low Power Operation: 155/150/135/130/110 mA Maximum, Active AC BLOCK DIAGRAM

A. Address Inputs W. Write Enable G. Output Enable E. Chip Enable DQ. Data Inputs/Outputs VCC. 5 V Power Supply VSS. Ground NC*. No Connection *If not used for no connect, then do not exceed voltages 0.5 to VCC 0.5 V. This pin is used for manufacturing diagnostics.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice. 11/7/96

Mode Not Selected Output Disabled Read Write I/O Pin High­Z Dout Din Cycle Read Write Current ISB1, ISB2 ICCA

Rating Power Supply Voltage Relative to VSS Voltage Relative to VSS for Any Pin Except VCC Output Current (per I/O) Power Dissipation Temperature Under Bias Operating Temperature Symbol VCC Vin, Vout Iout PD Tbias TA Value 0.5 to VCC + 70 Unit W °C This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high­impedance circuits. This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

Storage Temperature Tstg 150 °C NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.


Parameter Supply Voltage (Operating Voltage Range) Input High Voltage Input Low Voltage * VIL (min) 0.5 V dc; VIL (min) V ac (pulse width 20 ns). VIH (max) = VCC 0.3 V dc; VIH (max) = VCC V ac (pulse width 20 ns). Symbol VCC VIH VIL Min Max 5.5 VCC 0.3** 0.8 Unit V

Parameter Input Leakage Current (All Inputs, Vin 0 to VCC) Output Leakage Current (E = VIH, Vout 0 to VCC) AC Active Supply Current (Iout = 0 mA, all inputs = VIL or VIH, VIL = 0, VIH 3 V, cycle time tAVAV min, VCC = max) MCM6229BB­15: tAVAV ns MCM6229BB­17: tAVAV ns MCM6229BB­20: tAVAV ns MCM6229BB­25: tAVAV ns MCM6229BB­35: tAVAV ns MCM6229BB­15: tAVAV ns MCM6229BB­17: tAVAV ns MCM6229BB­20: tAVAV ns MCM6229BB­25: tAVAV ns MCM6229BB­35: tAVAV 35 ns Symbol Ilkg(I) Ilkg(O) ICCA Min 2.4 Max Unit µA mA

AC Standby Current (VCC = max, E = VIH, f = fmax)

CMOS Standby Current (E VCC 0.2 V, Vin VSS V or VCC 0.2 V, VCC = max, = 0 MHz) Output Low Voltage (IOL + 8.0 mA) Output High Voltage (IOH ­ 4.0 mA)

CAPACITANCE = 1.0 MHz, = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic Input Capacitance I/O Capacitance All Inputs Except Clocks and DQs E, G, and W DQ Symbol Cin Cck CI/O Typ 4 5 Max 6 8 Unit pF

Input Pulse Levels. 3.0 V Input Rise/Fall Time. 2 ns Input Timing Measurement Reference Level. 1.5 V Output Timing Measurement Reference Level. 1.5 V Output Load. See Figure 1a

6229BB­15 Parameter Read Cycle Time Address Access Time Enable Access Time Output Enable Access Time Output Hold from Address Change Enable Low to Output Active Output Enable Low to Output Active Enable High to Output High­Z Output Enable High to Output High­Z Symbol tAVAV tAVQV tELQV tGLQV tAXQX tELQX tGLQX tEHQZ tGHQZ Min Max 6229BB­17 Min Max 6229BB­20 Min Max 6229BB­25 Min Max 6229BB­35 Min Max Unit ns Notes 3

NOTES: W is high for read cycle. 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles. 3. All timings are referenced from the last valid address to the first transitioning address. 4. Addresses valid prior to or coincident with E going low. 5. At any given voltage and temperature, tEHQZ max is less than tELQX min, and tGHQZ max is less than tGLQX min, both for a given device and from device to device. 6. Transition is measured 500 mV from steady­state voltage with load of Figure 1b. 7. This parameter is sampled and not 100% tested. 8. Device is continuously selected (E VIL, G VIL).

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time. On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.


Related products with the same datasheet
Some Part number from the same manufacture Motorola Semiconductor Products
MCM62449WJ20 1M X 4 Bit Static Random Access Memory
MCM6246 512k X 8 Bit Static Random Access Memory
MCM6246WJ17 512k X 8 Bit Static Random Access Memory
MCM62486B 32k X 9 Bit Burstram Synchronous Static RAM
MCM6249 1m x4 Bit Static Random Access Memory
MCM6249WJ20 1m x4 Bit Static Random Access Memory
MCM6264C 8k X 8 Bit Fast Static RAM
MCM6265C 8k X 9 Bit Fast Static RAM
MCM62963A 4k X 10 Bit Synchronous Static RAM
MCM62973A 4k X 12 Bit Synchronous Static RAM
MCM62Y308 Synchronous Line Buffer:8k X 8 Bit Fast Static Dual Ported Memory

1N5948B : 1 to 3 Watt Zener Regulator Diode

68HC05SR3 : Microcontroller

MC68360CZP25LR2 : 68K/ColdFire->68K M683XX MC68160A Enhanced Ethernet Transceiver

MC74HCT145AN : Octal 3-state Noninverting Bus Transceiver

MPX50 : 0 to 50 Kpa ( 0-7.25 Psi ) 60 MV Full Scale Span ( Typical )

MPX7050GS : 0 to 50 Kpa ( 0 to 7.25 Psi ) 40 MV Full Scale Span ( Typical )

MMA8205EG : Digital Axis Micromachined Accelerometer The MMA81XXEG (Z-axis) and MMA82XXEG (X-axis) are members of Freescale’s family of DSI 2.0-compatible accelerometers. These devices incorporate digital signal processing for filtering, trim and data formatting.

MCF54450VM240 : Mcf5445x Coldfire¢ē Microprocessor Data Sheet

MCM6229AWJ35R2 : 256K X 4 BIT Static Random Access Memory

MC68HC705SJ7S : Technical Summary 8-bit Microcontroller

MC9S08GB60CMC : Microcontrollers

MC74HCT541AFG : Octal 3-state Noninverting D Flip-flop WITH Lsttl-com

0-C     D-L     M-R     S-Z