|Description||1m X 1 Bit Static Random Access Memory|
|Company||Motorola Semiconductor Products|
|Datasheet||Download MCM6227A datasheet
The a 1,048,576 bit static randomaccess memory organized as 1,048,576 words of 1 bit, fabricated using highperformance silicongate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability. The MCM6227A is equipped with a chip enable (E) pin. In less than a cycle time after E goes high, the part enters a lowpower standby mode, remaining in that state until E goes low again. The MCM6227A is available in 400 mil, 28lead surfacemount SOJ packages. Single ± 10% Power Supply Fast Access Times: 25, 35, and 45 ns Equal Address and Chip Enable Access Times Input and Output are TTL Compatible ThreeState Output Low Power Operation: 160/140/130/120 mA Maximum, Active AC
A19. Address Inputs W. Write Enable E. Chip Enable D. Data Input Q. Data Output NC. No Connection VCC. 5 V Power Supply VSS. GroundMode Not Selected Read Write I/O Pin HighZ Dout HighZ Cycle Read Write Current ISB1, ISB2 ICCA
Rating Power Supply Voltage Relative to VSS Voltage Relative to VSS for Any Pin Except VCC Output Current Power Dissipation Temperature Under Bias Operating Temperature Symbol VCC Vin, Vout Iout PD Tbias TA Value 0.5 to VCC + 70 Unit W °C This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these highimpedance circuits. This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.
Storage Temperature Tstg 150 °C NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.(VCC to 70°C, Unless Otherwise Noted) RECOMMENDED OPERATING CONDITIONS
Parameter Supply Voltage (Operating Voltage Range) Input High Voltage Input Low Voltage * VIL (min) 0.5 V dc; VIL (min) V ac (pulse width 20 ns). VIH (max) = VCC 0.3 V dc; VIH (max) = VCC V ac (pulse width 20 ns). Symbol VCC VIH VIL Min Max 5.5 VCC 0.3** 0.8 Unit V
Parameter Input Leakage Current (All Inputs, Vin 0 to VCC) Output Leakage Current (E = VIH, Vout 0 to VCC) AC Active Supply Current (Iout = 0 mA, VCC = max) MCM6227A20: tAVAV ns MCM6227A25: tAVAV ns MCM6227A35: tAVAV ns MCM6227A45: tAVAV ns AC Standby Current (VCC = max, E = VIH, f = fmax) CMOS Standby Current (E VCC 0.2 V, Vin VSS V or VCC 0.2 V, VCC = max, = 0 MHz) Output Low Voltage (IOL + 8.0 mA) Output High Voltage (IOH 4.0 mA) * Typical values are measured at 25°C, VCC 5 V. Symbol Ilkg(I) Ilkg(O) ICCA ISB1 ISB2 VOL VOH mA V Min Typ* Max ±1 Unit µA mACAPACITANCE = 1.0 MHz, = 25°C, Periodically Sampled Rather Than 100% Tested)
Characteristic Input Capacitance Input and Output Capacitance All Inputs Except Clocks and Q E and D, Q Symbol Cin Cin, Cout Typ 4 5 Max 6 8 Unit pF
Input Pulse Levels. 3.0 V Input Rise/Fall Time. 2 ns Input Timing Measurement Reference Level. 1.5 V Output Timing Measurement Reference Level. 1.5 V Output Load. See Figure 1A
6227A20 Parameter Read Cycle Time Address Access Time Enable Access Time Output Hold from Address Change Enable Low to Output Active Enable High to Output HighZ Power Up Time Power Down Time Symbol tAVAV tAVQV tELQV tAXQX tELQX tEHQZ tELICCH tEHICCL Min Max 6227A25 Min Max 6227A35 Min Max 6227A45 Min Max Unit ns Notes 2,3
NOTES: W is high for read cycle. 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles. 3. All timings are referenced from the last valid address to the first transitioning address. 4. Addresses valid prior to or coincident with E going low. 5. At any given voltage and temperature, tEHQZ max is less than tELQX min, both for a given device and from device to device. 6. Transition is measured 500 mV from steadystate voltage with load of Figure 1B. 7. This parameter is sampled and not 100% tested. 8. Device is continuously selected (E VIL).
The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.
|Related products with the same datasheet|
|Some Part number from the same manufacture Motorola Semiconductor Products|
|MCM6227AWJ20 1m X 1 Bit Static Random Access Memory|
|MCM6227BJ15 1m X 1 Bit Static Random Access Memory|
|MCM6229BB 256k X 4 Bit Static Random Access Memory|
|MCM62449WJ20 1M X 4 Bit Static Random Access Memory|
|MCM6246 512k X 8 Bit Static Random Access Memory|
|MCM6246WJ17 512k X 8 Bit Static Random Access Memory|
|MCM62486B 32k X 9 Bit Burstram Synchronous Static RAM|
|MCM6249 1m x4 Bit Static Random Access Memory|
|MCM6249WJ20 1m x4 Bit Static Random Access Memory|
|MCM6264C 8k X 8 Bit Fast Static RAM|
|MCM6265C 8k X 9 Bit Fast Static RAM|
MC33466H-50LT1 : Fixed Frequency PWW Micropower Dc-to-dc Converter
MC74HC4053AN : Analog Multiplexer/demultiplexer
MRF18085BR3 : Power MRF18085B, MRF18085BR3, MRF18085BLSR3 Gsm/gsm Edge 1.9-1.99 Ghz, 85 W, 26 V Lateral N-channel RF Power MOSFETs
MCP4141-104E/MS : MCP414X/416X/424, 7/8-Bit Single/Dual SPI Digital POT with Non-Volatile Memory The MCP41/42XX devices are non-volatile, 7-bit (129 wiper steps) digital potentiometers that are programmed/reprogrammed through an SPI compatible interface. The MCP41/42XX devices offer a variety of configurations simpl
MPC106ARX83CG : PCI Bridge/memory Controller
MC7447RX733NB : Ppc7457rx1000nb
MPC8540VTAQFB : Integrated Processor Hardware Specifications
MC68882RC16 : Hcmos Enhanced Floating-point Coprocessor
71V3556S : ZBT (Zero Bus Turnaround) SRAM. 3.3V 128Kx36 ZBT Synchronous Pipelined SRAM With 3.3V I/o.
A29L004 : 4 Mb, 512K X8,. n Single power supply operation - Full voltage range: to 3.6 volt read and write operations for battery-powered applications - Regulated voltage range: to 3.6 volt read and write operations for compatibility with high performance 3.3 volt microprocessors n Access times: - 70/90 (max.) n Current: 4 mA typical active read current 20 mA typical program/erase.
BS616LV1613 : Asynchronous 16M(1Mx16) Bits Static RAM. Very Low Power/Voltage CMOS SRAM X 16 bit (Dual CE Pins) Vcc operation voltage : 2.7~3.6V Very low power consumption : Vcc = 3.0V C-grade: 45mA (@55ns) operating current I -grade: 46mA (@55ns) operating current C-grade: 36mA (@70ns) operating current I -grade: 37mA (@70ns) operating current 3.0uA (Typ.) CMOS standby current High speed access time -70 70ns.
CAT25C08 : Spi Bus Serial EePROM (Motorola Compatible), 8K. s 10 MHz SPI compatible to 6.0 volt operation s Hardware and software protection s Zero standby current s Low power CMOS technology s SPI modes 1,1)* s Commercial, industrial, automotive and s 100 year data retention s Self-timed write cycle s 8-pin DIP/SOIC, 8/14-pin TSSOP and 8-pin MSOP s 16/32-byte page write buffer s Block write protection The a 1K/2K/4K/8K/16K.
HY64LD16322M : Pseudo SRAM. 2M X 16 Bit Low Low Power 1T/1C M X 16 Bit Low Low Power 1T/1C Pseudo SRAM Pseudo SRAM.
KMM378S823CT : Registered DIMM. = KMM378S823CT 8Mx72 Sdram Dimm With PLL & Register Based on 8Mx8, 4Banks, 4K Ref. 3.3V Synch. DRAMs ;; Density(MB) = 64 ;; Organization = 8Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = G8,GH,GL,G0 ;; #of Pin = 200 ;; Power = G ;; Component Composition = (8Mx8)x9+Drive ICx2+PLL ;; Production Status = Eol ;; Comments.
M5M29GB320VP-80 : DINOR Flash Memory. CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY The Mobile FLASH M5M29GB/T320VP are 3.3V-only high speed 33,554,432-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed.
N36S363WF1A : Synch, Flow-Thru, 36, 2.5, 3.3, 67 - 150, 6.0 - 11.0, 100-TQFP,. NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com High performance synchronous operation Cycle times to 300MHz Access times as fast as 2.3nS Single device supports power supply or 2.5V Separate I/O power supply or 2.5V User selectable pipeline and flow-thru operating modes for BGA devices.
SST39SF010A : 1 Mbit / 2 Mbit / 4 Mbit ( x8 ) Multi-purpose Flash. Organized 512K x8 Single 5.0V Read and Write Operations Superior Reliability Endurance: 100,000 Cycles (typical) Greater than 100 years Data Retention Low Power Consumption: Active Current: 10 mA (typical) Standby Current: 30 µA (typical) Sector-Erase Capability Uniform 4 KByte sectors Fast Read Access Time: 45 and 70 ns Latched Address.
TC55V400TR : 262,144-word BY 16-bit Full CMOS SRAM.
TM248GBK32 : EDO. 2,097,152 BY 32-bit Edo DRAM Module (simm). Organization TM124FBK32. TM248GBK32. Single 5-V Power Supply 72-pin Single In-Line Memory Module (SIMM) for Use With Sockets TM124FBK32 Utilizes Eight 4M-Bit Dynamic RAMs (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages TM248GBK32 Utilizes Sixteen 4M-Bit DRAMs in Plastic SOJ Packages Long Refresh Period (1 024 Cycles) All Inputs, Outputs, Clocks.
V53C8125H : FPM. Ultra-high Performance 128K X 8 Fast Page Mode CMOS DRAM. V53C8125H ULTRA-HIGH PERFORMANCE, X 8 FAST PAGE MODE CMOS DYNAMIC RAM Max. RAS Access Time, (tRAC) Max. Column Address Access Time, (tCAA) Min. Fast Page Mode Cycle Time, (tPC) Min. Read/Write Cycle Time, (tRC) x 8-bit organization s RAS access time: ns s Fast Page Mode supports sustained data rates to 53 MHz s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS.
K9F2G08U0M : 256M x 8 Bit NAND Flash Memory Offered in 256Mx8bit or 128Mx16bit, the K9F2GXXU0M is 2G bit with spare 64M bit capacity. Its NAND cell provides the most costeffective solution for the solid state mass storage market..
IS61WV3216DALL-20BLI : STANDARD SRAM. s: Memory Category: SRAM Chip. HIGH SPEED: (IS61/64WV3216DALL/DBLL) High-speed access time: ns Low Active Power: 135 mW (typical) Low Standby Power: 12 µW (typical) CMOS standby LOW POWER: (IS61/64WV3216DALS/DBLS) High-speed access time: 25, 35 ns Low Active Power: 55 mW (typical) Low Standby Power: 12 µW (typical) CMOS standby Single power supply Vdd 2.2V (IS61WV3216DAxx) Vdd 3.6V.
M14D5121632A-1.8BIG2H : DDR DRAM. s: Memory Category: DRAM Chip. JEDEC Standard VDD ± 0.1V, VDDQ ± 0.1V VDD ~ 1.9V, VDDQ ~ 1.9V (for speed grade -1.8) Internal pipelined double-data-rate architecture; two data access per clock cycle Bi-directional differential data strobe (DQS, DQS can be disabled for single-ended data strobe operation. On-chip DLL Differential clock inputs (CLK and CLK ) DLL aligns DQ and DQS transition.
M624256-20E1 : 256K X 4 STANDARD SRAM, 20 ns, PDSO28. s: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 256 k ; Bits per Word: 4 bits ; Package Type: SOJ, 0.400 INCH, PLASTIC, SOJ-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 20 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
W24L010AQ-10 : 128K X 8 STANDARD SRAM, 10 ns, PDSO32. s: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 128 k ; Bits per Word: 8 bits ; Package Type: TSOP, 8 X 13.40 MM, TSOP1-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
933715220112 : 16 X 4 OTHER FIFO, 120 ns, PDSO16. s: Communication Type: Asynchronous ; Production Status: Full Production ; Density: 0 kbits ; Number of Words: 16 k ; Bits per Word: 4 bits ; Access Time: 120 ns ; Logic Family: CMOS ; Supply Voltage: 5V ; Package Type: 3.90 MM, PLASITC, MS-012AC, SOT-109-1, SO-16 ; Operating Range: AUTOMOTIVE ; Pins: 16 ; Operating.