Details, datasheet, quote on part number: MCM62110
PartMCM62110
CategoryLogic => Parity Generators/Checkers
Description32k X 9 Bit Synchronous Dual I/o or Separate I/o Fast Static RAM With Parity Checker
CompanyMotorola Semiconductor Products
DatasheetDownload MCM62110 datasheet
Quote
Find where to buy
 
  

 

Features, Applications

x 9 Bit Synchronous Dual I/O or Separate I/O Fast Static RAM with Parity Checker

The a 294,912 bit synchronous static random access memory organized as 32,768 words of 9 bits, fabricated using Motorola's high­performance silicon­gate CMOS technology. The device integrates x 9 SRAM core with advanced peripheral circuitry consisting of address registers, two sets of input data registers, two sets of output latches, active high and active low chip enables, and a parity checker. The RAM checks odd parity during RAM read cycles. The data parity error (DPE) output is an open drain type output which indicates the result of this check. This device has increased output drive capability supported by multiple power pins. In addition, the output levels can be either 5 V TTL compatible by choice of the appropriate output bus power supply. The device has both asynchronous and synchronous inputs. Asynchronous inputs include the processor output enable (POE), system output enable (SOE), and the clock (K). The address ­ A14) and chip enable (E1 and E2) inputs are synchronous and are registered on the falling edge of K. Write enable (W), processor input enable (PIE) and system input enable (SIE) are registered on the rising edge of K. Writes to the RAM are self­timed. All data inputs/outputs, ­ SDQ7, PDQP, and SDQP have input data registers triggered by the rising edge of the clock. These pins also have three­state output latches which are transparent during the high level of the clock and latched during the low level of the clock. This device has a special feature which allows data to be passed through the RAM between the system and processor ports in either direction. This streaming is accomplished by latching in data from one port and asynchronously output enabling the other port. It is also possible to write to the RAM while streaming. Additional power supply pins have been utilized for maximum performance. The output buffer power (VCCQ) and ground pins (VSSQ) are electrically isolated from VSS and VCC, and supply power and ground only to the output buffers. This allows connecting the output buffers 3.3 V instead V if desired. 3.3 V output levels are chosen, the output buffer impedance in the ``high'' state is approximately equal to the impedance in the ``low'' state thereby allowing simplified transmission line terminations. The MCM62110 is available a 52­pin plastic leaded chip carrier (PLCC). This device is ideally suited for pipelined systems and systems with multiple data buses and multiprocessing systems, where a local processor has a bus isolated from a common system bus. Single ± 10% Power Supply Choice ± 10% Power Supplies for Output Level Compatibility Fast Access and Cycle Times: 15/17/20 ns Max Self­Timed Write Cycles Clock Controlled Output Latches Address, Chip Enable, and Data Input Registers Common Data Inputs and Data Outputs Dual I/O for Separate Processor and Memory Buses Separate Output Enable Controlled Three­State Outputs Odd Parity Checker During Reads Open Drain Output on Data Parity Error (DPE) Allowing Wire­ORing of Outputs High Output Drive Capability: 85 pF/Output at Rated Access Time High Board Density 52 Lead PLCC Package Active High and Low Chip Enables for Easy Memory Depth Expansion Can be used as Separate I/O x9

SIE PIE SOE POE W K VCC VSS DPE PDQ7 SDQ7 VSSQ PDQ5 SDQ5 VCCQ PDQ3 SDQ3 VSSQ A11 A10 VSS VCC A3 A1 PDQP SDQP VSSQ PDQ6 SDQ6 VCCQ PDQ2 SDQ2 VSSQ PDQ0 SDQ0

­ A14. Address Inputs K. Clock Input W. Write Enable E1. Active Low Chip Enable E2. Active High Chip Enable PIE. Processor Input Enable SIE. System Input Enable POE. Processor Output Enable SOE. System Output Enable DPE. Data Parity Error ­ PDQ7. Processor Data I/O PDQP. Processor Data Parity ­ SDQ7. System Data I/O SDQP. System Data Parity VCC. 5 V Power Supply VCCQ. Output Buffer Power Supply VSSQ. Output Buffer Ground VSS. Ground All power supply and ground pins must be connected for proper operation of the device. VCC VCCQ at all times including power up.

9 DATA LATCH CONTROL DATA REGISTER SOE ­ SDQ7, SDQP Output High­Z Data Out Data Out High­Z Data In Stream Data In Stream Data In High­Z Stream High­Z Data In Data In DPE Parity Out Parity Out Parity Out

PIE SIE POE X SOE X Mode Read N/A Write N/A Memory Subsystem Cycle Processor Read Copy Back Dual Bus Read NOP Processor Write Hit Allocate Write Through Allocate With Stream Cache Inhibit Write Cache Inhibit Read NOP Invalid ­ PDQ7, PDQP Output Data Out High­Z Data Out High­Z Data In High­Z Data In Stream Data In Stream Data High­Z Data In Data In Stream High­Z Notes

NOTES: A `0' represents an input voltage VIL and a `1' represents an input voltage VIH. All inputs must satisfy the specified setup and hold times for the falling or rising edge of K. Some entries in this truth table represent latched values. This table assumes that the chip is selected (i.e., = 0 and = 1) and VCC current is equal to ICCA. If this is not true, the chip will be in standby mode, the VCC current will equal or ISB2 DPE will default to 1 and all RAM outputs will be in High­Z. Other possible combinations of control inputs not covered by this note or the table above are not supported and the RAM's behavior is not specified. 2. If either IE signal is sampled low on the rising edge of clock, the corresponding is a don't care, and the corresponding outputs are High­Z. 3. A read cycle is defined as a cycle where data is driven on the internal data bus by the RAM. 4. DPE is registered on the rising edge K at the beginning of the following clock cycle 5. No RAM cycle is performed. 6. A write cycle is defined as a cycle where data is driven onto the internal data bus through one of the data I/O ports ­ PDQ7 and PDQP ­ SDQ7 and SPDQ), and written into the RAM. 7. Data is driven on the internal data bus by one I/O port through its data input register and latched into the data output latch of the other I/O port. 8. Data contention will occur.

NOTE: RAMP, RAM1. , refer to the data that is present on the RAMs internal bus, not necessarily data that resides in the RAM array. DPE is always delayed one clock, and is registered on the rising edge K at the beginning of the following clock cycle (see AC CHARACTERISTICS).

ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to VSS = VSSQ 0 V)

Rating Power Supply Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ Output Current (per I/O) Power Dissipation Temperature Under Bias Operating Temperature Storage Temperature Symbol VCC Vin, Vout Iout PD Tbias TA Value 0.5 to VCC to +70 Unit W °C This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high­impedance circuit. This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. This device contains circuitry that will ensure the output devices are in High­Z at power up.

Tstg 125 °C NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.


 

Related products with the same datasheet
MCM62110FN15
MCM62110FN17
MCM62110FN20
Some Part number from the same manufacture Motorola Semiconductor Products
MCM62110FN15 32k X 9 Bit Synchronous Dual I/o or Separate I/o Fast Static RAM With Parity Checker
MCM6226BB 128k X 8 Bit Static Random Access Memory
MCM6227A 1m X 1 Bit Static Random Access Memory
MCM6227B
MCM6227BB
MCM6227BJ15 1m X 1 Bit Static Random Access Memory
MCM6229BB 256k X 4 Bit Static Random Access Memory
MCM6229CA
MCM62449WJ20 1M X 4 Bit Static Random Access Memory
MCM62449WJ20R2
MCM62449WJ25
MCM62449WJ25R2
MCM62449WJ35
MCM62449WJ35R2
MCM6246 512k X 8 Bit Static Random Access Memory
MCM6246A
MCM6246WJ17 512k X 8 Bit Static Random Access Memory
MCM62486B 32k X 9 Bit Burstram Synchronous Static RAM
MCM6249 1m x4 Bit Static Random Access Memory
MCM6249A

2N6071B : Bidirectional Thyristor, 4 Ampere, 200V

MAC15-10 : -

MC145013P : Other Analog Circuits

MC33066DW : High Performance Resonant Mode Controller

MC33186 : Automotive H-bridge Driver

MC68LC302RC16 : Low Power Integrated Multiprotocol Processor, 16.67 MHZ

MC9328MX1VH20 : MC9328MX1 I.MX1 Integrated Portable System Processor Advance Information

MPC2003SG66 : 256kb And 512kb Burstram Secondary Cache Module For Powerpc - Based Systems

MZP4761A : 1 to 3 Watt Zener Regulator Diode

PC9S12DP512MPV : HCS12 Automotive Family MC9S12DP512 Users Guide, Zip Format

MPC859PZP133A : Hardware Specifications

SC912XDP512F0VAL : Covers, S12xd, S12xb & S12xa Families

Same catergory

5402DMQB : Quad 2-input NOR GATEs. This device contains four independent gates each of which performs the logic NOR function Alternate Military Areospace device (5402) is available Contact a National Semiconductor Sales Office Distributor for s If Military Aerospace specified devices are required please contact the National Semiconductor Sales Office Distributors for availability and s Supply.

5962-9067501MLA : D-Type (3-State) Flip-Flops. ti SN54ALS29823, 9-Bit Bus-interface Flip-flops With 3-State Outputs.

74AC574 : CMOS/BiCMOS->AC/ACT Family. Octal D-type Flip-flop With 3-STATE Outputs.

74ALVCH32245 : 3.3V CMOS 32-BIT Bus Transceiver With 3-STATE Outputs And Bus-hold. 0.5 MICRON CMOS Technology Typical tSK(o) (Output Skew) < 250ps ESD > 2000V per MIL-STD-883, Method > 200V using machine model = 0) VCC ± 0.3V, Normal Range VCC to 3.6V, Extended Range VCC ± 0.2V CMOS power levels (0.4µ W typ. static) Rail-to-Rail output swing for increased noise margin Available in 96-ball LFBGA package High Output Drivers:.

74FST3126D : FST. 4-Bit Bus Switch , Package: Soic, Pins=14. The ON Semiconductor is a quad, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low RON and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system. The device consists of four independent 1­bit switches with separate Output/Enable (OE).

CD54-74AC240 : Octal Buffer/line Drivers, 3-state. Data sheet acquired from Harris Semiconductor SCHS287 This data sheet is applicable to the CD54ACT240, CD54AC241, and CD54/74ACT241. The CD74AC241 was not acquired from Harris Semiconductor. See SCHS244 for information on the CD74ACT240, CD74AC244, and CD74ACT244. .

CD74AC623 : Bus Oriented Circuits. Octal-bus Transceiver, 3-state Non-inverting. Data sheet acquired from Harris Semiconductor SCHS286 This data sheet is applicable to the CD74AC623 and CD54/74ACT623. The CD54AC623 was not acquired from Harris Semiconductor. .

MR82C85 : CMOS Static Clock Controller/generator. The Intersil 82C85 Static CMOS Clock Controller/Generator provides complete control of static CMOS system operating modes and supports full speed, slow, stop-clock and stop-oscillator operation. While directly compatible with the Intersil 80C86 and 80C88 16-bit Static CMOS Microprocessor Family, the 82C85 can also be used for general system clock control.

NL17SZ08DFT2 : 2-Input And Gate , Package: SC-88A (SOT-353), Pins=5. The is a single 2- input AND Gate in two tiny footprint packages. The device performs much as LCX multi- gate products in speed and drive. They should be used wherever the need for higher speed and drive are needed. Tiny SOT- 353 and SOT- 553 Packages 2.7 ns TPD 5 V (typ) Source/Sink 3.0 V Over-Voltage Tolerant Inputs Pin For Pin with NC7SZ08P5X, TC7SZ08FU.

SK100EL16Y : High Gain Differential Receivers. High-gain Differential Receiver With Variable Output Swing.

SN74F32 : Bipolar->F Family. Quad 2-input OR GATE. Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs These devices contain four independent 2-input OR gates. They perform the Boolean functions B in positive logic. The SN54F32 is characterized for operation over the full military temperature range to 125°C. The SN74F32.

SN74LVC2244ADBLE : Non-Inverting Buffers and Drivers. ti SN74LVC2244A, Octal Buffer/driver With 3-State Outputs.

TC74ACT174FN : TC74ACT Series. Function = Hex D-type Flip-flop With Clear ;; Pins = 16.

NC7SZ32CW : LVC/LCX/Z SERIES, 2-INPUT OR GATE, UUC5. s: Gate Type: OR ; Logic Family: CMOS ; Inputs: 2 ; Propagation Delay: 10 ns ; Pin Count: 5.

74F350SJC : F/FAST SERIES, 4-BIT SHIFTER, PDSO16. s: Number of Bits: 4 ; Supply Voltage: 5V ; Package Type: SOIC, 0.300 INCH, EIAJ, PLASTIC, SOIC-16 ; Logic Family: TTL ; Number of Pins: 16 ; Propagation Delay: 6.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

 
0-C     D-L     M-R     S-Z