|Category||Interface and Interconnect => Multi-Ports|
|Description||4K X 16 Saramtm (Sequential Access / Random Access Memory)|
|Company||Integrated Device Technology, Inc.|
|Datasheet||Download 70824 datasheet
|HIGH SPEED X 16 BIT) IDT70824S/L SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAMTM)
High-speed access Military: 35/45ns (max.) Commercial: 20/25/35/45ns (max.) Low-power operation IDT70824S Active: 775mW (typ.) Standby: 5mW (typ.) IDT70824L Active: 775mW (typ.) Standby: 1mW (typ.) x 16 Sequential Access Random Access Memory (SARAMTM) Sequential Access from one port and standard Random Access from the other port Separate upper-byte and lower-byte control of the Random Access Port High speed operation 20ns tAA for random access port 20ns tCD for sequential port 25ns clock cycle time Architecture based on Dual-Port RAM cells
Compatible with Intel BMIC and 82430 PCI Set Width and Depth Expandable Sequential side Address based flags for buffer control Pointer logic supports up to two internal buffers Battery backup operation - 2V data retention TTL-compatible, single 5V (+10%) power supply Available in 80-pin TQFP and 84-pin PGA Military product compliant to MIL-PRF-38535 QML Industrial temperature range +85°C) is available for selected speedsDescription
The is a high-speed x 16-Bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter se-
Start Address for Buffer #1 End Address for Buffer #1 Start Address for Buffer #2 End Address for Buffer #2 Flow Control Buffer Flag StatusIDT70824S/L High-Speed x 16 Sequential Access Random Access Memory
quencing for the sequential (synchronous) access port. Fabricated using CMOS high-performance technology, this memory device typically operates on less than 775mW of power at maximum highspeed clock-to-data and Random Access. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.
The IDT70824 is packaged a 80-pin Thin Quad Flatpack (TQFP) or 84-pin Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.
NOTES: 1. All VCC pins must be connected to power supply. 2. All GND pins must be connected to ground supply. 3. PN80-1 package body is approximately 1.4mm. G84-3 package body is approximately in x.16 in. 4. This package code is used to reference the package diagram. 5. This text does not indicate orientation of the actual part-marking.IDT70824S/L High-Speed x 16 Sequential Access Random Access Memory
SYMBOL I/O0-I/O15 CE NAME Address Lines Inputs/Outputs Chip Enable I/O I DESCRIPTION Address inputs to access the 4096-word (16-Bit) memory array. Random access data inputs/outputs for 16-Bit wide data. When CE is LOW, the random access port is enabled. When CE is HIGH, the random access port is disabled into power-down mode and the I/O outputs are in the High-impedance state. All data is retained during CE = VIH, unless it is altered by the sequential port CE and CMD may not be LOW at the same time. When CMD is LOW, address lines A 0-A2, R/W, and inputs and outputs I/O0-I/O12, are used to access the control register, the flag register and the start and end of buffer registers. CMD and CE may not be LOW at the same time. CE is LOW and CMD is HIGH, data is written into the array when R/W is LOW and read out of the array when R/W is HIGH. CE is HIGH and CMD is LOW, R/W is used to access the buffer command registers. CE and CMD may not be LOW at the same time. When OE is LOW and W is HIGH, I/O0-I/O15 outputs are enabled. When OE is HIGH, the I/O outputs are in the High-impedance state. When LB is LOW, I/O0-I/O7 are accessible for re ad and write operations. When LB is HIGH, I/O0-I/O7 are tristated and blocked during read and write operations. UB controls access for I/O8-I/O15 in the same manner and is asynchronous from LB. Seven +5 power supply pins. All V CC pins must be connected to the same V CC supply. Ten ground pins. All ground pins must be connected to the same ground supply.Output Enable Lower Byte, Upper Byte Enables
SYMBOL SI/O0-15 SCLK SCE NAME Inputs/Outputs Clock Chip Enable I/O I DESCRIPTION Sequential data inputs/outputs for 16-bit wide data. SI/O0-SI/O15,SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments 1 on each LOW-TO-HIGH transition of SCLK when CNTEN is LOW. When SCE is LOW, the sequential access port is enabled on the LOW-to-HIGH transitio n of SCLK. When SCE is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SI/O outputs are in the High-impedance state. All data is retained , unless altered by the random access port. When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. This function is independent of CE. When SR/W and SCE are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/ W is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. Termination f a write cycle is done on the LOW-to -HIGH transition of SCLK if SR/W or SCE is HIGH. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SI/O0-SI/O11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the Cycle following SLD, the address pointer charges to the address location contained in the datain register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD. When SSTRT2 is LOW, the start of address register #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD. EOB2 is output low when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing ze ro into Bit 0 and/or Bit 1 of the control registe r at address 101. EOB1 and EOB2 are dependent on separate internal registers, and therefore separate match addresses. SOE controls the data outputs and is independe nt of SCLK. When SOE is LOW, output buffers and the se quentially ad dressed data is output. When SOE is HIGH, the SI/O output bus is in the High-impedance state. SOE is asynchronous to SCLK. When RST is LOW, all internal registers are set to their default state, the address pointer is set to zero and the EOB1 and EOB2 flags are set HIGH. RST is asynchronous to SCLK.Load Start of Address Register End of Buffer Flag
NOTE : 1. "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.
|Some Part number from the same manufacture Integrated Device Technology, Inc.|
|70825 8K X 16 Saramtm (Sequential Access / Random Access Memory)|
|709079 32K X 8 Sync, Dual-port RAM, Pipelined/flow-through|
|709089 64K X 8 Sync, Dual-port RAM, Pipelined/flow-through|
|709099 128K X 8 Sync, Dual-port RAM, Piplelined/flow-through|
|70914 4K X 9 Sync, Dual-port RAM, Flow-through|
|709149 4K X 9 Sync, Dual-port RAM, Pipelined|
|709159 8K X 9 Sync, Dual-port RAM, Pipelined/flow-through|
|709179 32K X 9 Sync, Dual-port SRAM, Pipelined/flow-through|
|709189 64K X 9 Sync, Dual-port RAM, Piplelined/flow-through|
|709199 128K X 9, Sync, Dual-port RAM, Pipelined/flow-through|
|709269 16K X 16 Sync, Dual-port RAM, Pipelined/flow-through|
|709279 32K X 16 Sync, Dual-port RAM, Pipelined/flow-through|
|709289 64K X 16 Sync, Dual-port RAM, Pipelined/flow-through|
|709349 4K X 18 Sync,dual-port RAM, Pipelined/flow-through|
|709369 16K X 18 Sync, Dual-port RAM, Pipelined/flow-through|
|709379 32K X 18 Sync, Dual-port RAM, Pipelined/flow-through|
|709389 64K X 18 Sync, Dual-port RAM, Pipelined/flow-through|
|70T15 8K X 9 2.5V Dual-port RAM|
|70T24 4K X 16 2.5V Dual-port RAM|
|70T3319 256K X 18 Sync, 3.3V/2.5V Dual-port RAM, Interleaved I/0's|
|70T34 4K X 16 2.5V Dual-port RAM|
IDT54FCT2533ATPY : Fast CMOS Octal Transparent Latches
IDT71256S150DB : CMOS Static RAM 256k ( 32k X 8-bit )
IDT71V2557S85PF : ZBT (Zero Bus Turnaround) SRAM 3.3V 128Kx36 ZBT Synchronous Flow-through SRAM With 2.5V I/o
IDT71256SA15PZG8 : CMOS Static RAM 256k : 32kx8
ICS853S314AFI : 853S SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 Specifications: Device Type: Clock Driver ; Package Type: Surface Mount, SSOP, 5.30 MM X 7.20 MM, 1.75 M HEIGHT, MO-150, SSOP-20 ; Supply Voltage: 2.38 to 2.62 volts ; Skew: 50 ps ; Frequency: 2700 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F)
ICS87158AG : 87158 SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 Specifications: Device Type: Clock Driver ; Package Type: Surface Mount, SSOP, 7.50 X 15.90 MM, 2.30 MM HEIGHT, MO-118, SSOP-48 ; Supply Voltage: 3.14 to 3.46 volts ; Skew: 100 ps ; Operating Temperature: 0.0 to 85 C (32 to 185 F)
IDT71982L20L8 : 16K X 4 STANDARD SRAM, 15 ns, PDSO28 Specifications: Memory Category: SRAM Chip ; Density: 66 kbits ; Number of Words: 16 k ; Bits per Word: 4 bits ; Package Type: SOJ, 0.300 INCH, SOJ-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
IDT71V3577YSA85BGG : 128K X 36 CACHE SRAM, 7.5 ns, PQFP100 Specifications: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 128 k ; Bits per Word: 36 bits ; Package Type: TQFP, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32
IDT72291L15PFGI8 : 128K X 9 OTHER FIFO, 6.5 ns, PQFP64 Specifications: Memory Category: FIFO ; Density: 1180 kbits ; Number of Words: 128 k ; Bits per Word: 9 bits ; Package Type: TQFP, PLASTIC, TQFP-64 ; Pins: 64 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
723664L15PFG : 4K X 36 BI-DIRECTIONAL FIFO, 8 ns, PQFP128 Specifications: Memory Category: FIFO ; Density: 147 kbits ; Number of Words: 4 k ; Bits per Word: 36 bits ; Package Type: TQFP, TQFP-128 ; Pins: 128 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 8 ns ; Cycle Time: 12 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)
5962-88511012A : Non-Standard Line Circuits. ti SN55116, Differential Line Transreceiver.
5962-9752901NXB : Link Layer Controllers. ti TSB12LV21A, Pcilynx - Pci to 1394 3.3V Link Layer With 32-bit Pci I/F, 1K Fifos.
AV16543DGG : 2.5v/3.3v Alvt 16-bit Registered Transceiver 3-state. Product Supersedes data of 1995 Dec 21 IC23 Data Handbook 1998 Feb 13 16-bit universal bus interface 5V I/O Compatible 3-State buffers Output capability: +64mA/-32mA TTL input and output switching levels Input and output interface capability to systems at 5V supply Bus-hold data inputs eliminate the need for external pull-up Live insertion/extraction.
DS3649 : Hex Tri-state TTL to MOS Drivers. The DS1649 DS3649 and DS1679 DS3679 are Hex TRI-STATE MOS drivers with outputs designed to drive large capacitive loads 500 pF associated with MOS memory systems PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems The circuit has Schottkyclamped transistor logic for minimum.
E7501 : Intel E7501 Chipset Memory Controller Hub (MCH). INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED.
M56781FP : 2-channel Actuator Motor Driver. The is a semiconductor IC developed as the motor driver used DVD, DVD-ROM, CD-ROM and CD Player. This device include 2 channel BTL drivers and can drive 2 actuators with one IC at the same time. Also, the mute circuit, thermal protection circuit and VREF voltage monitor circuit functions are included. q Low output saturation voltage (typ. 0.5A). q Wide.
PCF8549 : PCF8549; 65 X 102 Pixels Matrix LCD Driver. Product File under Integrated Circuits, IC12 1997 Nov 21 Single chip LCD controller/driver 65 row and 102 column outputs Display data RAM × 102 bits On-chip: Generation of LCD supply voltage Generation of intermediate LCD bias voltages Oscillator requires no external components (external clock also possible) 400 kHz Fast I2C Interface CMOS compatible.
PRC207 : Clock Termination And Local Emi/rfi Filter. Filters at source of emissions Stable resistor-capacitor network Ideal for high-speed logic Low lead inductance Reduces board space compared to discretes 3-Pin SOT-23 package Applications Clock termination Point of contact filtering Low pass filtering EMI/RFI filtering High speed microprocessors like Intel's Pentium®, DEC's Alpha, Motorola's 68K and PowerPC,.
SN54ABT861FK : 10-bit Transceivers With 3-state Outputs. State-of-the-Art EPIC-B TM BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model = 200 pF, = 0) High-Impedance State During Power Up and Power Down Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 High-Drive Outputs (32-mA IOH, 64-mA IOL) Package.
SN65HVD3085E : Low-power Half-duplex RS-485 Transceiverthese Devices Are Half-duplex Transceivers Designed For RS-485 Data Bus Networks. Powered BY a 5-V Supply, They Are Fully Compliant With TIA/EIA-485A Standard. With Controlled Transition Times, These Devices Are Suitable For Transmitting Data Over Long Twisted-paIR Cables. SN65HVD3082E And SN75HVD3082E Devices.
SN65LVDS180D : ti SN65LVDS180, Single Full-duplex LVDS Transceiver. Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995 Standard Signaling Rates to 400 Mbps Bus-Terminal ESD Exceeds 12 kV Operates From a Single 3.3-V Supply Low-Voltage Differential Signaling With Typical Output Voltages 350 mV and a 100- Load Propagation Delay Times Driver: 1.7 ns Typ Receiver: 3.7 ns Typ Power Dissipation at 200 MHz Driver:.
SN75178BD : ti SN75178B, Differential Bus Repeaters. Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27 Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments 3-State Outputs Bus Voltage Range. 12 V Positive and Negative Current Limiting Driver Output Capability. 60 mA Max Driver Thermal Shutdown Protection Receiver Input Impedance. 12 k Min Receiver.
W83697SF : = W83697F Plus Smart Card Reader Interface, GP I/o ;; Package = QFP 128.