Details, datasheet, quote on part number: 707278
Part707278
CategoryInterface and Interconnect => Multi-Ports
TitleMulti-Ports
Description32K X 16 Asynchronous Bank-switchable Dual-port SRAM
CompanyIntegrated Device Technology, Inc.
DatasheetDownload 707278 datasheet
Cross ref.Similar parts: 7027
Quote
Find where to buy
 
  

 

Features, Applications
HIGH-SPEED x 16 BANK-SWITCHABLE DUAL-PORTED SRAM WITH EXTERNAL BANK SELECTS
Features

x 16 Bank-Switchable Dual-Ported SRAM Architecture ­ Four independent x 16 banks ­ 512 Kilobit of memory on chip Fast asynchronous address-to-data access time: 15ns User-controlled input pins included for bank selects Independent port controls with asynchronous address & data busses Four 16-bit mailboxes available to each port for interprocessor communications; interrupt option

Interrupt flags with programmable masking Dual Chip Enables allow for depth expansion without external logic UB and LB are available for or x16 bus matching TTL-compatible, single 5V (±10%) power supply Available a 100-pin Thin Quad Flatpack x 14mm)

MUX R/WL CE0L CE1L UBL LBL OEL 8Kx16 MEMORY ARRAY (BANK 0) MUX I/O8L-15L I/O0L-7L I/O CONTROL MUX 8Kx16 MEMORY ARRAY (BANK 1) MUX I/O CONTROL I/O8R-15R I/O0R-7R R/WR CE0R CE1R UBR LBR OER

BANK SELECT A5L(1) A0L(1) LBL/UBL OEL R/WL CEL MAILBOX INTERRUPT LOGIC A5R(1) A0R(1) LBR/UBR OER R/WR CER

NOTES: 1. The first six address pins for each port serve dual functions. When MBSEL = VIH, the pins serve as memory address inputs. When MBSEL = VIL, the pins serve as mailbox address inputs. 2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Truth Table I for more details.

x 16 Bank-Switchable Dual-Ported SRAM with External Bank Selects
Description

The is a high-speed 16 (512K bit) Bank-Switchable Dual-Ported SRAM organized into four independent x 16 banks. The device has two independent ports with separate controls, addresses, and I/O pins for each port, allowing each port to asynchronously access any x 16 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via bank select pin inputs under the user's control. Mailboxes are provided to allow inter-processor communications. Interrupts are provided to indicate mailbox writes have occurred. An automatic power down feature controlled by the chip enables (CE0 and CE1) permits the on-chip circuitry of each port to enter a very low standby power mode and allows fast depth expansion. The IDT707278 offers a maximum address-to-data access time as fast as 15ns, and is packaged a 100-pin Thin Quad Flatpack (TQFP). IV). Once a bank is assigned to a particular port, the port has full access to read and write within that bank. Each port can be assigned as many banks within the array as needed, up to and including all four banks. The IDT707278 provides mailboxes to allow inter-processor communications. Each port has four 16-bit mailbox registers available to which it can write and read and which the opposite port can read only. These mailboxes are external to the common SRAM array, and are accessed by setting MBSEL = VIL while setting CE = VIH. Each mailbox has an associated interrupt: a port can generate an interrupt to the opposite port by writing to the upper byte of any one of its four 16-bit mailboxes. The interrupted port can clear the interrupt by reading the upper byte. This read will not alter the contents of the mailbox. If desired, any source of interrupt can be independently masked via software. Two registers are provided to permit interpretation of interrupts: the Interrupt Cause Register and the Interrupt Status Register. The Interrupt Cause Register gives the user a snapshot of what has caused the interrupt to be generated - the specific mailbox written to. The information in this register provides post-mask signals: Interrupt sources that have been masked will not be updated. The Interrupt Status Register gives the user the status of all bits that could potentially cause an interrupt regardless of whether they have been masked. Truth Table V gives a detailed explanation of the use of these registers.

The is a high-speed asynchronous x 16 BankSwitchable Dual-Ported SRAM, organized in four x 16 banks. The two ports are permitted independent, simultaneous access into separate banks within the shared array. There are four user-controlled Bank Select input pins, and each of these pins is associated with a specific bank within the memory array. Access to a specific bank is gained by placing the associated Bank Select pin in the appropriate state: VIH assigns the bank to the left port, and VIL assigns the bank to the right port (See Truth Table

x 16 Bank-Switchable Dual-Ported SRAM with External Bank Selects

NOTES: 1. All VCC pins must be connected to power supply. 2. All GND pins must be connected to ground supply. 3. Package body is approximately 1.4mm. 4. This package code is used to reference the package diagram. 5. This text does not indicate orientation of the actual part-marking.

Address Inputs Bank Address Inputs Mailbox Access Control Gate Bank Select Inputs Read/Write Enable Output Enable Chip Enables I/O Byte Enables

Bidirectional Data Input/Output Interrupt Flag (Output)(3) +5VPower Ground

NOTES: 1. Duplicated per port. 2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Truth Table IV for more details. When changing the bank assignments, accesses of the affected banks must be suspended. Accesses may continue uninterrupted in banks that are not being reallocated. 3. Generated upon mailbox access. 4. All Vcc pins must be connected to power supply. 5. All GND pins must be connected to ground supply. 6. The first six address pins (A0-A5) for each port serve dual functions. When MBSEL = VIH, the pins serve as memory address inputs. When MBSEL = VIL, the pins serve as mailbox address inputs (A6-A12 ignored).


 

Some Part number from the same manufacture Integrated Device Technology, Inc.
707288 64K X 16 Asynchronous Bank-switchable Dual-port SRAM
70824 4K X 16 Saramtm (Sequential Access / Random Access Memory)
70825 8K X 16 Saramtm (Sequential Access / Random Access Memory)
709079 32K X 8 Sync, Dual-port RAM, Pipelined/flow-through
709089 64K X 8 Sync, Dual-port RAM, Pipelined/flow-through
709099 128K X 8 Sync, Dual-port RAM, Piplelined/flow-through
70914 4K X 9 Sync, Dual-port RAM, Flow-through
709149 4K X 9 Sync, Dual-port RAM, Pipelined
709159 8K X 9 Sync, Dual-port RAM, Pipelined/flow-through
709179 32K X 9 Sync, Dual-port SRAM, Pipelined/flow-through
709189 64K X 9 Sync, Dual-port RAM, Piplelined/flow-through
709199 128K X 9, Sync, Dual-port RAM, Pipelined/flow-through
709269 16K X 16 Sync, Dual-port RAM, Pipelined/flow-through
709279 32K X 16 Sync, Dual-port RAM, Pipelined/flow-through
709289 64K X 16 Sync, Dual-port RAM, Pipelined/flow-through
709349 4K X 18 Sync,dual-port RAM, Pipelined/flow-through
709369 16K X 18 Sync, Dual-port RAM, Pipelined/flow-through
709379 32K X 18 Sync, Dual-port RAM, Pipelined/flow-through
709389 64K X 18 Sync, Dual-port RAM, Pipelined/flow-through
70T15 8K X 9 2.5V Dual-port RAM
70T24 4K X 16 2.5V Dual-port RAM

IDT54FCT37DTSOB : Fast CMOS Octal Transparent Latches

IDT7164S25DB : 8K X 8 Static RAM

IDT71V25781S166BGI : ** New ** 3.3V 256K X 18 Synchronous Pipelined Burst SRAM With 2.5V I/o

IDT74FCT139ATDB : Fast Smos Dual 1-of-4 Decoder With Enable

IDT74FCT245ASOB : Fast CMOS Octal Bidirectional Transceivers

ICS95V857AKLFT : Clock/timing - Application Specific Integrated Circuit (ics) Clock Buffer/Driver, Zero Delay Buffer Tape & Reel (TR) 2.3 V ~ 2.7 V; IC CLK DVR PLL 1:10 40VFQFPN Specifications: Type: Clock Buffer/Driver, Zero Delay Buffer ; PLL: Yes ; Main Purpose: Memory, DDR ; Input: Clock ; Output: SSTL-2 ; Number of Circuits: 1 ; Ratio - Input Output: 1 10 ; Differential - Input Output: Yes/Yes ; Frequency - Max: 233MHz ; Voltage - Supply: 2.3 V ~ 2.7 V ; Operating Temp

MK2716STR : Clock/timing - Clock Generators, Plls, Frequency Synthesizer Integrated Circuit (ics) Clock Synthesizer - Video Tape & Reel (TR) 3 V ~ 5.5 V; IC CLK SYNTHESIZER HDTV 8-SOIC Specifications: Type: Clock Synthesizer - Video ; PLL: No ; Input: Clock, Crystal ; Output: CMOS ; Frequency - Max: 74.25MHz ; Number of Circuits: 1 ; Ratio - Input Output: 1 2 ; Differential - Input Output: No/No ; Divider/Multiplier: No/No ; Voltage - Supply: 3 V ~ 5.5 V ; Operating Temperature: 0

IDT709389L7PF9 : 64K X 18 DUAL-PORT SRAM, 25 ns, PQFP100 Specifications: Memory Category: SRAM Chip ; Density: 1180 kbits ; Number of Words: 64 k ; Bits per Word: 18 bits ; Package Type: TQFP, 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 25 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

IDT7140SA25CGI : 1K X 8 DUAL-PORT SRAM, 100 ns, CDIP48 Specifications: Memory Category: SRAM Chip ; Density: 8 kbits ; Number of Words: 1 k ; Bits per Word: 8 bits ; Package Type: DIP, SIDE BRAZED, DIP-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 100 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F)

83947AYI-147LFT : 83947 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 Specifications: Device Type: Clock Driver ; Package Type: Surface Mount, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32 ; Supply Voltage: 3 to 3.6 volts ; Skew: 500 ps ; Frequency: 110 MHz ; Operating Temperature: -40 to 85 C (-40 to 185 F)

Same catergory

5962-9689301QXA : ti SN55976A, 9-Channel Differential Transceiver. Improved Speed and Package Replacement for the SN75LBC976 Designed to Operate to 20 Million Data Transfers per Second (Fast-20 SCSI) Nine Differential Channels for the Data and Control Paths of the Small Computer Systems Interface (SCSI) and Intelligent Peripheral Interface (IPI) SN75976A Packaged in Shrink Small-Outline Package with 25-Mil Terminal.

82801CA : Intel 82801CA I/o Controller Hub 3-S (ICH3-S). Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied.

FT8U245AM : Usb Fifo - Fast Parallel Data Transfer ic. USB FIFO - Fast Parallel Data Transfer IC Single Chip Fast Data Transfer Solution Send / Receive Data over USB 1 M Bytes / sec 384 byte FIFO Transmit buffer / 128 byte FIFO receive buffer for high data throughput Simple interface to CPU or MCU bus No in-depth knowledge of USB required as all USB Protocol is handled automatically within the I.C. FTDI's.

MAX9150 : Low-Jitter, 10-Port LVDS Repeater. o Ultra-Low 120psp-p (max) Total Jitter (Deterministic and Random) o 100ps (max) Skew Between Channels o Guaranteed 400Mbps Data Rate o 60µA Shutdown Supply Current o Conforms to EIA/TIA-644 LVDS Standard o Single +3.3V Supply o Fail-Safe Circuit Sets Output High for Undriven Inputs o High-Impedance LVDS Input when VCC = 0 The MAX9150 low-jitter, 10-port,.

PC87309 : Superi/o Plug And Play Compatible Chip in Compact 100-pin VLJ Packaging.

PC97317 : Superi/o Plug And Play Compatible Chip With Acpi-compliant Controller/extender.

SN65C23243 : . Single-Chip and Single-Supply Interface for Two IBM PC/AT Serial Ports Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards Operate With to 5.5-V VCC Supply Always-Active Noninverting Receiver Output (ROUT2) Per Port Operate to 250 kbit/s Low Standby Current. 1 µA Typical External Capacitors. 0.22 µF Accept 5-V Logic Input With 3.3-V.

SN65LVDT390 : High-speed Differential Line Receivers. Four ('390), Eight (`388A), or Sixteen (`386) Line Receivers Meet or Exceed the Requirements of ANSI TIA/EIA-644 Standard Integrated 110- Line Termination Resistors on LVDT Products Designed for Signaling Rates To 630 Mbps SN65 Version's Bus-Terminal ESD Exceeds 15 kV Operates From a Single 3.3-V Supply Typical Propagation Delay Time 2.6 ns Output Skew.

SN65MLVD204D : ti SN65MLVD204, Half-duplex M-lvds Transceiver. and Receivers for Signaling Rates to 100 Mbps Power Dissipation at 100 Mbps ­ Driver: 50 mW Typical ­ Receiver: 30 mW Typical Meets or Exceeds Current Revision of M-LVDS Standard TIA/EIA­899 for Multipoint Data Interchange Controlled Driver Output Voltage Transition Times for Improved Signal Quality to 3.4-V Common-Mode Voltage Range Allows Data Transfer.

UT85C501 : Low Cost, High Performance Pentium Chipset Support Cpu Operating up to 83MH Enhanced Pio Ide Controller.

ADuM2400 : Quad-Channel Digital Isolator, 5.0 KV (4/0 Channel Directionality) The ADuM240x are four-channel 5KV isolators based on Analog Devices’ iCoupler® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components s No. of Channels 4 No. of Inputs, Side 1 4 No. of Inputs, Side 2 0 Max. Data Rate 90MBps Propagation.

SCANSTA476 : The SCANSTA476 is a low power, Analog Voltage Monitor used for sampling or monitoring up to 8 analog/mixed-signal input channels. Analog Voltage Monitors are valuable during product development, environmental test, production, and field service for verifying and monitoring power supply and reference voltages. In a supervisory role, the 'STA476 is useful.

NCV7708A : The NCV7708A is a fully protected Hex Half Bridge Driver designed specifically for automotive and industrial motion control applications. The six low and high side drivers are freely configurable and can be controlled separately. This allows for high side, low side, and H Bridge control. H Bridge control provides forward, reverse, brake, and high impedance.

TMP821 : Two-Phase Half-Wave Motor Predriver * Built-In Lock Detection and Rotational Speed Sensing Mechanisms * Compact 8-Pin Package Reduces Number of External Components Required * Automatic Restart When Motor Lock Is Undone * Hall Amplifier Inputs Have Hysteresis.

MAX13223E : ±70V Fault-Protected, 3.0V To 5.5V, 2Tx/2Rx RS-232 Transceiver The MAX13223E is a +3.0V to +5.5V-powered EIA/TIA-232 and V.28 communications interface with fault protection on the RS-232 line interface. This allows shorts of the transmitter outputs and receiver inputs to voltages in the ±70V range without adversely affecting the MAX13223E..

 
0-C     D-L     M-R     S-Z