Details, datasheet, quote on part number: 7009
CategoryInterface and Interconnect => Multi-Ports
Description128K X 8 Dual-port RAM
CompanyIntegrated Device Technology, Inc.
DatasheetDownload 7009 datasheet
Find where to buy


Features, Applications

True Dual-Ported memory cells which allow simultaneous reads of the same memory location High-speed access ­ Commercial: 15/20ns (max.) Low-power operation ­ IDT7009L Active: 1W (typ.) Standby: 1mW (typ.) Dual chip enables allow for depth expansion without external logic IDT7009 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device

M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave Interrupt Flag On-chip port arbitration logic Full on-chip hardware support of semaphore signaling between ports Fully asynchronous operation from either port TTL-compatible, single 5V (±10%) power supply Available a 100-pin TQFP Industrial temperature range +85°C) is available for selected speeds

NOTES: 1. BUSY is an input as a Slave (M/S = VIL) and an output when is a Master (M/S = VIH). 2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).


The is a high-speed x 8 Dual-Port Static RAM. The IDT7009 is designed to be used as a stand-alone 1024K-bit Dual-Port RAM as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-ormore word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach 16-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic. This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (CE0 and CE1) permit the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate only1W of power. The IDT7009 is packaged a 100-pin Thin Quad Flatpack (TQFP).

NOTES: 1. All Vcc pins must be connected to power supply. 2. All GND pins must be connected to ground. 3. Package body is approximately 1.4mm. 4. This package code is used to reference the package diagram. 5. This text does not indicate orientation of the actual part marking.

Left Port CE0L, CE1L R/WL OEL - I/O7L SEML INTL BUSYL Right Port CE0R, CE1R R/WR OER - I/O7R SEMR INTR BUSYR M/S VCC GND Names Chip Enables Read/Write Enable Output Enable Address Data Input/Output Semaphore Enable Interrupt Flag Busy Flag Master or Slave Select Power Ground

Symbol VTERM(2) Rating Terminal Voltage with Respect to GND Temperature Under Bias Storage Temperature DC Output Current Commercial & Industrial to +7.0 Military to +7.0 Unit V

Symbol VCC Parameter Supply Voltage Ground Input High Voltage Input Low Voltage Min. Typ. 5.0 0

NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited < 20mA for the period of VTERM > Vcc + 10%.

NOTES: 1. VIL > -1.5V for pulse width less than 10ns. 2. VTERM must not exceed Vcc + 10%.

Param eter (1) Inp ut Cap acitanc e Outp ut Cap acitanc e Conditions 3d V OUT 3d V Max. 9 10 Unit pF

NOTES: 1. This parameter is determined by device characterization but is not production tested. 2. 3dV represents the interpolated capacitance when the input and output signals switch from 3V or from to 0V.

NOTES: 1. Industrial Temperature: for specific speeds, packages and powers contact your sales office. 2. This is the parameter TA. This is the "instant on" case temperature.


Related products with the same datasheet
Some Part number from the same manufacture Integrated Device Technology, Inc.
70121 2K X 9 Dual-port RAM
7014 4K X 9 Dual-port RAM
7015 8K X 9 Dual-port RAM
7016 16K X 9 Dual-port RAM
7018 64K x9 Dual-port RAM
7019 128K x9 Dual-port RAM
7024 4K X 16 Dual-port RAM
7025 8K X 16 Dual-port RAM
7026 16K X 16 Dual-port RAM
70261 16K X 16 Dual-port RAM W/int
7027 32K X 16 Dual-port RAM
7028 64K X16 Dual-port RAM
7034 4K X 18 Dual-port RAM
7035 8K X 18 Dual-port RAM
7037 32K X 18 Dual-port RAM
7038 64K X 18 Dual-port RAM
7052 2K X 8 Fourporttm RAM
7054 4K X 8 Fourporttm RAM
707278 32K X 16 Asynchronous Bank-switchable Dual-port SRAM
707288 64K X 16 Asynchronous Bank-switchable Dual-port SRAM

IDT54FCT37TEB : Fast CMOS Octal Transparent Latches

IDT6116LA55DB : CMOS Static RAM 16k ( 2k X 8 Bit )

IDT7205S20L : CMOS Asynchronous Fifo 2048 X 9, 4096 X 9, 8192 X 9 And 16384 X 9

IDT74244BTQ : Fast CMOS Octal Buffer/line Drivers

QS52807 :

IDT74FCT16373ATPVG : CMOS/BiCMOS->FCT/FCT-T Family 3.3v CMOS 16-bit Buffer/line Driver

ICS9248YF-195-T : 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 Specifications: Device Type: Clock Generator ; Package Type: Surface Mount, TSSOP, 4.40 MM, 0.65 MM PITCH, GREEN, MO-153, TSSOP-28 ; Supply Voltage: 3.14 to 3.46 volts ; Frequency: 14.32 MHz ; Operating Temperature: 0.0 to 70 C (32 to 158 F) ; Features / Standards: RoHS, Lead-Free

IDT70V06L55G : 16K X 8 DUAL-PORT SRAM, 15 ns, CPGA68 Specifications: Memory Category: SRAM Chip ; Density: 131 kbits ; Number of Words: 16 k ; Bits per Word: 8 bits ; Package Type: CERAMIC, PGA-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 15 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

IDT72615L50PF8 : 512 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQCC68 Specifications: Memory Category: FIFO ; Density: 9 kbits ; Number of Words: 512 k ; Bits per Word: 18 bits ; Package Type: PLASTIC, LCC-68 ; Pins: 68 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 10 ns ; Cycle Time: 20 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F)

7134SA55L48G : 4K X 8 DUAL-PORT SRAM, 55 ns, CDIP48 Specifications: Memory Category: SRAM Chip ; Density: 33 kbits ; Number of Words: 4 k ; Bits per Word: 8 bits ; Package Type: DIP, SIDE BRAZED, CERAMIC, DIP-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 55 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F)

Same catergory

709189 : Multi-Ports. 64K X 9 Sync, Dual-port RAM, Piplelined/flow-through. True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access ­ Commercial: 7.5/9/12ns (max.) Low-power operation ­ IDT709189L Active: 1.2W (typ.) Standby: 2.5mW (typ.) Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins Counter enable and reset Dual chip enables allow.

AV16899DGG : 2.5v/3.3v 18-bit Latched Transceiver With 16-bit Parity Generator/checker 3-state.

BA6222 : Reversible Motor Driver.

CLC018 : Serial Digital Interface. CLC018 - 8 X 8 Digital Crosspoint Switch, 1.485 Gbps, Package: Pqfp, Pin Nb=64.

DS2109DK : Demo Board. The DS2109DK is used in Plug and Play SCSI motherboards and host bus adapters to provide automatic active termination for 18 pairs of signal lines and is available a 28­pin SOIC package. The is a demo board for both narrow and wide SCSI. DS21S07AE is used with the DS2109DK to terminate 27 lines for or SCSI­3 wide bus. To use as a terminator for a narrow.

LB1620 : 3-phase DD Motor Driver. The 3-phase DD motor driver IC especially suited for use in VCR capstan motor drive, drum motor drive, and floppy disk motor drive applications. 3-phase motor driver. Capable of controlling drive current. On-chip 3-phase control signal generator. Phase/speed control pin. Forward/reverse rotation control pin. Applicable to /VHS, NTSC/PAL/SECAM. Parameter.

MAX3480A : Complete, ISOlated, 3.3V RS-485/RS-422 Data Interface. The MAX3480A/MAX3480B are electrically isolated RS-485/RS-422 data-communications interfaces. Transceivers, optocouplers, and a transformer are all included in one low-cost, 28-pin DIP package. A single +3.3V supply on the logic side powers both sides of the interface. The MAX3480B reduced-slew-rate drivers that minimize EMI and reduce reflections caused.

PCA9546A : 4-channel I2C Switch With Reset The PCA9546A is a Quad Bi-directional Translating Switch Controlled BY The i C-bus. The Scl/sda Upstream PaIR Fans Out to Four Downstream Pairs, or Channels. Any Individual Scx/sdx Channel or Combination of Channels CAN be Selected, Determined BY The Contents of The Programmable Control Register. An Active-low Reset Input.

SN75ALS191 : Differential Line Driver. Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11 Designed to Operate at 20 Mbaud or Higher TTL-and CMOS-Input Compatibility Single 5-V Supply Operation Output Short-Circuit Protection Improved Replacement for the µA9638 The is a dual, high-speed, differential line driver designed to meet ANSI Standard EIA/TIA-422-B.


TPS2205 : Dual-slot PC Card Power-interface Switch For Parallel Pcmcia Controllers.

TSB41AB1 : Ieee 1394a-2000 One-port Cable Transceiver/arbiter. 1394-1995 Standard for High Performance Serial Bus and IEEE 1394a-2000 Fully Interoperable With FireWire and i.LINK Implementation of IEEE Std 1394 Fully Compliant With OpenHCI Requirements Provides One IEEE 1394a-2000 Fully Compliant Cable Port at 100/200/400 Megabits Per Second (Mbits/s) Full IEEE 1394a-2000 Support Includes: Connection Debounce,.

ULN2003AP : Package = Dip 16 ;; Function = 7 Ch. Darlington Sink Dirver ;; Rating = 50v / 0.5A.

ST75185C : Interface ICs Multiple RS-232 drivers and receivers. Meets and exceeds the requirements of EIA/TIA-232-E and ITUV.28 standard Single chip with easy interface between UART and serial port connector of IBM PC/ATTM and compatibles Designed to support data rates to 120 kbps Pinout compatible with ST75C185 The ST75185C contains three drivers and five receivers. The pinout matches the DB9S connector design.

0-C     D-L     M-R     S-Z