Details, datasheet, quote on part number: W49V002A
PartW49V002A
CategoryMemory => Flash
Description256Kx8
CompanyInformation Storage Devices, Inc
DatasheetDownload W49V002A datasheet
Cross ref.Similar parts: SST49LF020A-33-4C-NH, SST49LF020A-33-4C-WH
Quote
Find where to buy
 
  

 

Features, Applications
Preliminary x 8 CMOS FLASH MEMORY WITH LPC INTERFACE

GENERAL DESCRIPTION The a 2 -megabit, 3.3-volt only CMOS flash memory organized 8 bits. The device can be programmed and erased in-system with a standard 3.3V power supply. A 12-volt VPP is not required. The unique cell architecture of the W49V002A results in fast program/erase operations with extremely low current consumption. This device can operate at two modes, Programmer bus interface mode and LPC bus interface mode. As in the Programmer interface mode, it acts like the traditional flash but with a multiplexed address inputs. But in the LPC interface mode, this device complies with the Intel LPC specification 1.0. The device can also be programmed and erased using standard EPROM programmers.

FEATURES
- Active current: 25 mA (typ.) - Standby current: 20 A (typ.)

Automatic program and erase timing with internal VPP generation End of program or erase detection

Fast Erase operation: 150 mS (typ.) Endurance: 10K cycles (typ.) Twenty-year data retention Hardware data protection

Latched address and data TTL compatible I/O Available packages: 32L PLCC and 32L
Two 8K bytes Parameter Blocks Four Main Memory Blocks (with 32K bytes, 64K

Interface Mode Selection Reset Initialize Top Boot Block Lock Write Protect CLK Input General Purpose Inputs Address/Data Inputs LPC Cycle Initial Row/Column Select Address Inputs Data Inputs/Outputs Output Enable Write Enable

Power Supply Ground Reserve Pins No Connection

#WP #TBL CLK LAD[3:0] #LFRAM MODE #INIT #RESET MAIN MEMORY BLOCK1 32K BYTES R/#C A[10:0] DQ[7:0] #OE #WE Programmer Interface MAIN MEMORY BLOCK2 64K BYTES MAIN MEMORY BLOCK3 64K BYTES MAIN MEMORY BLOCK4 64K BYTES LPC Interface BOOT BLOCK 16K BYTES PARAMETER BLOCK1 8K BYTES PARAMETER BLOCK2 8K BYTES 30000 2FFFF

This device can be operated in two interface modes, one is Programmer interface mode, the other is LPC interface mode. The MODE pin of the device provides the control between these two interface modes. These interface modes need to be configured before power up or return from #RESET. When MODE pin is set to high state, the device is in the Programmer mode; while the MODE pin is set to low state(or leaved no connection), is in the LPC mode. In Programmer mode, this device just behaves like traditional flash parts with 8 data lines. But the row and column address inputs are multiplexed, which go through the address inputs A[10:0]. For LPC mode, It complies with the LPC Interface Specification Revision 1.0. Through LAD[3:0] to communicate with the system chipset.

In Programmer interface mode, the read(write) operation of the W49V002A is controlled by #OE (#WE). The #OE (#WE) is held low for the host to obtain(write) data from(to) the outputs(inputs). #OE is the output control and is used to gate data from the output pins. The data bus is in high impedance state when #OE is high. As in the LPC interface mode, the read or write is determined by the "bit 1 of CYCLE TYPER+DIR".

The #RESET input pin can be used in some application. When #RESET pin is at high state, the device is in normal operation mode. When #RESET pin is at low state, it will halt the device and all outputs will be at high impedance state. As the high state re-asserted to the #RESET pin, the device will return to read or standby mode, it depends on the control signals.

The chip-erase mode can be initiated by a six-byte command sequence. After the command loading cycle, the device enters the internal chip erase mode, which is automatically timed and will be completed within fast 100 mS (typical). The host system is not required to provide any control or timing during this operation. If the boot block programming lockout is activated, only the data in the other memory blocks will be erased to FF(hex) while the data in the boot block will not be erased (remains as the same state before the chip erase operation). The entire memory array will be erased to FF(hex) by the chip erase operation if the boot block programming lockout feature is not activated. The device will automatically return to normal read mode after the erase operation completed. Data polling and/or Toggle Bits can be used to detect end of erase cycle.

The seven sectors, one boot block and two parameter blocks and four main blocks, can be erased individually by initiating a six-byte command sequence. Sector address is latched on the falling #WE edge of the sixth cycle, while the 30(hex) data input command is latched at the rising edge of #WE. After the command loading cycle, the device enters the internal sector erase mode, which is automatically timed and will be completed within fast 150 mS (typical). The host system is not required to provide any control or timing during this operation. The device will automatically return to normal read mode after the erase operation completed. Data polling and/or Toggle Bits can be used to detect end of erase cycle.

The W49V002A is programmed on a byte-by-byte basis. Program operation can only change logical data Publication Release Date: April 2001 Revision A1


 

Related products with the same datasheet
W49V002AP
W49V002AQ
Some Part number from the same manufacture Information Storage Devices, Inc
W49V002AP 256Kx8
W49V002FA
W523A008 Voice Synthesizer W/4 Triggers, 5 Stops, R0-R3, µC Interface, Pwm/dac (8 Sec)
W5280 Adpcm Synthesizer w/ 4 Triggers, Stpa, Stpb, Stpc, R0 (3 Seconds @8.0K) (ROMless Controller)
W53300 Voice/melody/lcd Controller w/ 16 Com X 48 Seg, up to 1K Notes Melody
W53322 Voice/melody/lcd Controller w/ 32 Com X 48 Seg, up to 1K Notes Melody
W536030A MDPCM Voice/melody W/64x16 ~ 40x8 Lcd, 256x4x2 LCD RAM, 1/8&1/16 Duty, 1/4&1/5 Bias, 32Kx20 ROM, 1.4
W536030P MDPCM Voice/melody W/8Kx20 ROM, 896*4 RAM, 1Kx22 Notes, SPK/DAC, 8 I/O, 8 i
W536030T MDPCM Voice/melody W/64x32 ~ 40x16 Lcd, 512x4x2 LCD RAM, 1/16&1/32 Duty, 1/4&1/5 Bias, 64Kx20 ROM, 1
W536060A MDPCM Voice/melody W/64x16 ~ 40x8 Lcd, 256x4x2 LCD RAM, 1/8&1/16 Duty, 1/4&1/5 Bias, 32Kx20 ROM, 1.4
W536060P MDPCM Voice/melody W/8Kx20 ROM, 896*4 RAM, 1Kx22 Notes, SPK/DAC, 8 I/O, 8 i
W536060T MDPCM Voice/melody W/64x32 ~ 40x16 Lcd, 512x4x2 LCD RAM, 1/16&1/32 Duty, 1/4&1/5 Bias, 64Kx20 ROM, 1
W536090A MDPCM Voice/melody W/64x16 ~ 40x8 Lcd, 256x4x2 LCD RAM, 1/8&1/16 Duty, 1/4&1/5 Bias, 32Kx20 ROM, 1.4
W536090P MDPCM Voice/melody W/8Kx20 ROM, 896*4 RAM, 1Kx22 Notes, SPK/DAC, 8 I/O, 8 i
W536090T MDPCM Voice/melody W/64x32 ~ 40x16 Lcd, 512x4x2 LCD RAM, 1/16&1/32 Duty, 1/4&1/5 Bias, 64Kx20 ROM, 1
W536120A MDPCM Voice/melody W/64x16 ~ 40x8 Lcd, 256x4x2 LCD RAM, 1/8&1/16 Duty, 1/4&1/5 Bias, 32Kx20 ROM, 1.4
W536120P MDPCM Voice/melody W/8Kx20 ROM, 896*4 RAM, 1Kx22 Notes, SPK/DAC, 8 I/O, 8 i
W536120T MDPCM Voice/melody W/64x32 ~ 40x16 Lcd, 512x4x2 LCD RAM, 1/16&1/32 Duty, 1/4&1/5 Bias, 64Kx20 ROM, 1
W536A031 MDPCM Voice/melody W/64x16 ~ 40x7 Lcd, 256x4x2 LCD RAM, 1/16 & 1/8 Duty, 1/4 & 1/5 Bias, 32Kx20ROM
W536Q020 MDPCM Voice/melody W/40x16 ~ 16x8 Lcd, 160x4x1 LCD RAM, 1/16 & 1/8 Duty, 1/4& 1/5 Bias, 16Kx20 ROM,
W541C20X 4-bit MCU W/2Kx16 ROM, 128x4 RAM, 21 I/Os, Int Inut, Serial I/o

ISD2548P : Single-chip Voice Record/playback Devices

ISD4004-10MP : Single-chip Voice Record/playback Devices

W24256-70L : SRAM 32KX8

W24512A-25 : SRAM 64KX8

W39L010-70 : 128Kx8

W77LE58 : Wide Voltage Version of W77E58

W81281D : Usb Keyboard Controller

W83977AF-P : W83877TF Plus Kbc, Cir, RTC

Same catergory

ACTF512K8 : Act-f512k8 High Speed 4 Megabit Monolithic Flash. Low Power Monolithic x 8 FLASH TTL Compatible Inputs and CMOS Outputs Access Times of and 150ns +5V Programing, 5V 10% Supply 100,000 Erase / Program Cycles Low Standby Current Page Program Operation and Internal Program Control Time Supports Full Chip Erase Embedded Erase and Program Algorithms Supports Full Chip Erase MIL-PRF-38534 Compliant Circuits.

CY62138CV33LL-55BAI : MicroPower asynchronous SRAM. Micropower Asynchronous SRAMs. Very high speed: 55 ns and 70 ns Voltage range: CY62138CV: 2.7V3.6V Pin-compatible with CY62138V Ultra low active power Typical active current: 1.5 mA MHz Typical active current: f = fmax (70-ns speed) Low standby power Easy memory expansion with CE1, CE2, and OE Automatic power-down when deselected CMOS for optimum speed/power Packages offered a 36-ball.

DP5Z1MW16PA3 : Module/PCMCIA->16M Byte. 16 MB Flash EePROM (1mx16).

DPNND2MX16PY5 : EDO. 2mx16 CMOS DRAM. PRELIMINARY : The DPnnD2MX16PY5 is the 2 Meg x 16 Dynamic RAM module that utilize the new and innovative space saving TSOP stacking technology. The module is constructed of two 1 Meg x 16 Dynamic RAM's that are configured as 2 banks of 1 Meg x 16. The DPnnD2MX16PY5 provides for a compatible upgrade path to higher density compatible modules. The module.

HYMD564M646AL8 : 512 MB. Hynix HYMD564M646A(L)8-J/K/H series is unbuffered 200-pin double data rate Synchronous DRAM Small Outline Dual In-Line Memory Modules (SO-DIMMs) which are organized as 64Mx64 high-speed memory arrays. Hynix HYMD564M646A(L)8-J/K/H series consists of eight 64Mx8 DDR SDRAM in 400mil TSOP II packages a 200pin glass-epoxy substrate. Hynix HYMD564M646A(L)8-J/K/H.

KM23V4200D : 4M bit. = KM23V4200D 4M-Bit (256K X 16) CMOS Mask ROM ;; Organization = 256Kx16 ;; Voltage(V) = 3.3 ;; Speed(ns) = 120,100 ;; Package = 40DIP ;; Current (mA/uA) = 20,25/30 ;; Production Status = Mass Production ;; Comments = -.

KMM377S3320T2 : Registered DIMM. = KMM377S3320T2 32Mx72 Sdram Dimm With PLL & Register Based on 32Mx4, 4Banks, 4K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 256 ;; Organization = 32Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 4K/64ms ;; Speed = Gh,gl ;; #of Pin = 168 ;; Power = G ;; Component Composition = (32Mx4)x18+Drive ICx3+PLL+EEPROM ;; Production.

M32L1632512A : 16 Mb. Org. = 512KbX32 ;; = Sgram 3.3V ;; Refresh = 2K ;; Speed/ Clock Freq. = 143MHZ ;; Package = 100-QFP.

M377S6450BT3 : Registered DIMM. = M377S6450BT3 (Intel 1.2 Ver Base) 64Mx72 Sdram Dimm With PLL & Register Based on 64Mx4, 4Banks, 8K Ref., 3.3V Synchronous DRAMs With SPD ;; Density(MB) = 512 ;; Organization = 64Mx72 ;; Bank/ Interface = 4B/LVTTL ;; Refresh = 8K/64ms ;; Speed = IH,1L ;; #of Pin = 168 ;; Power = C ;; Component Composition = (64Mx4)x18+Drive ICx3+PLL+EEPROM.

MC-458CA726 : 8m-word BY 72-bit Synchronous Dynamic RAM Module Unbuffered Type. The MC-458CA726EFB and MC-458CA726PFB are 8,388,608 words by 72 bits synchronous dynamic RAM module on which 5 pieces of 128M SDRAM : PD45128163 are assembled. This module provides high density and large quantities of memory in a small space without utilizing the surfacemounting technology on the printed circuit board. Decoupling capacitors are mounted.

U635HM1024 : 1 Mb. Powerstore 128k X 8 Nvsram.

V82658J04SATG : . V82658J04SATG 2.5 VOLT x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE s 184 Pin Unbuffered x 64 bit Organization DDR SDRAM Modules s Utilizes High Performance x 16 DDR SDRAM in TSOPII-66 Packages s Single +2.5V 0.2V) Power Supply s Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave) s Auto Refresh (CBR) and Self Refresh.

VG36641641 : Desc = 8Mx8 4B ;; Speed Grade = -6/-7/-7L/-8H ;; (REFRESH) = SYN (4K) ;; PACKAGEPIN-WIDTH, Type = 54-400 Mil Tsopii.

W987Y6CBN : 2M X 4 Banks X 16 Bits Sdram.

CY7C1150V18 : 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) The CY7C1146V18, CY7C1157V18, CY7C1148V18, and CY7C1150V18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II+ architecture. The DDR-II+ consists of an SRAM core with advanced synchronous peripheral circuitry.

CY7C261-25JI : 8K X 8 OTPROM, 25 ns, PQCC28. s: Memory Category: PROM ; Density: 66 kbits ; Number of Words: 8 k ; Bits per Word: 8 bits ; Package Type: PLASTIC, LCC-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 25 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

IDT7132LA100JG8 : 2K X 8 DUAL-PORT SRAM, 100 ns, PQCC52. s: Memory Category: SRAM Chip ; Density: 16 kbits ; Number of Words: 2 k ; Bits per Word: 8 bits ; Package Type: PLASTIC, LCC-52 ; Pins: 52 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 100 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

K9F4G08U0D-SCB00 : 512M X 8 FLASH 3.3V PROM, PDSO48. s: Memory Category: Flash, PROM ; Density: 4294967 kbits ; Number of Words: 512000 k ; Bits per Word: 8 bits ; Package Type: TSOP, 12 X 20 MM, 0.50 MM PITCH, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, TSOP1-48 ; Pins: 48 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Operating Temperature: 0 to 70 C (32 to 158 F).

M368L6523MT1-CA0 : 64M X 64 DDR DRAM MODULE, 0.8 ns, DMA184. s: Memory Category: DRAM Chip ; Density: 4294967 kbits ; Number of Words: 64000 k ; Bits per Word: 64 bits ; Package Type: DIMM-184 ; Pins: 184 ; Supply Voltage: 2.5V ; Access Time: 0.8000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

VR7WA127258GCA : 512M X 72 DDR DRAM MODULE, 0.3 ns, DMA244. s: Memory Category: DRAM Chip ; Density: 38654706 kbits ; Number of Words: 512000 k ; Bits per Word: 72 bits ; Package Type: 82 X 18.75 MM, ROHS COMPLIANT, RDIMM-244 ; Pins: 244 ; Logic Family: CMOS ; Supply Voltage: 1.5V ; Access Time: 0.3000 ns ; Operating Temperature: 0 to 85 C (32 to 185 F).

 
0-C     D-L     M-R     S-Z