Details, datasheet, quote on part number: A42U2604S-60
CategoryMemory => DRAM
DescriptionDRAM Sdram Sgram 16Mb x4
CompanyAMIC Technology Corporation
DatasheetDownload A42U2604S-60 datasheet
Find where to buy


Features, Applications
Document Title X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History
Initial issue Modify symbol HE dimensions in TSOP 24L package information Modify AC. and DC. data

n Organization: 4,194,304 words X 4 bits n Part Identification A42U2604 (2K Ref.) n Single 2.5V power supply/built-in VBB generator n Low power consumption - Operating: 75mA (-50 max) - Standby: 1mA (TTL), 1mA (CMOS), 350A (Self-refresh current) n High speed 50/60/80 ns RAS access time 22/27/37 ns column address access time 13/15/20 ns CAS access time 20/24/32 ns EDO Page Mode Cycle Time n Industrial operating temperature range: to +85C for -U n Fast Page Mode with Extended Data Out n 2K Refresh Cycle 32ms n Read-modify-write, RAS -only, CAS -before- RAS , Hidden refresh capability n TTL-compatible, three-state I/O n JEDEC standard packages 300mil, 24/26-pin SOJ 300mil, 24/26-pin TSOP type II package

The is a new generation randomly accessed memory for graphics, organized by 4-bit configuration. This product can execute Write and Read operation via CAS pin. The A42U2604 offers an accelerated Fast Page Mode cycle with a feature called Extended Data Out (EDO). This allow random access to 2048(2K Ref.) words within a row a 50/42/31 MHz EDO cycle, making the A42U2604 ideally suited for graphics, digital signal processing and high performance computing systems.

Description Address Inputs (2K product) Data Input/Output Row Address Strobe Column Address Strobe Write Enable Output Enable 2.5V Power Supply Ground No Connection

Symbol tRAC tAA tCAC tOEA tRC tPC Description Maximum RAS Access Time Maximum Column Address Access Time Maximum CAS Access Time Maximum Output Enable OE ) Access Time Minimum Read or Write Cycle Time Minimum EDO Cycle Time Unit ns

The A42U2604 reads and writes data by multiplexing an 22-bit address into a 11-bit(2K) row and column address. RAS and CAS are used to strobe the row address and the column address, respectively. A Read cycle is performed by holding the WE signal high during RAS / CAS operation. A Write cycle is executed by holding the WE signal low during RAS / CAS operation; the input data is latched by the falling edge WE or CAS , whichever occurs later. The data inputs and outputs are routed through 4 common I/O pins, with RAS , CAS ,

valid as long as RAS and OE are low, and WE is high; this is the only characteristic which differentiates Extended Data Out operation from a standard Read or Fast Page Read. A memory cycle is terminated by returning both RAS and CAS high. Memory cell data will retain its correct state by maintaining power and accessing all 2048(2K) combinations of the 11-bit(2K) row addresses, regardless of sequence, at least once every 32ms through any RAS cycle (Read, Write) or RAS Refresh cycle ( RAS -only, CBR, or Hidden). The CBR Refresh cycle automatically controls the row addresses by invoking the refresh counter and controller.

EDO Page Mode operation all 2048(2K) columns within a selected row to be randomly accessed at a high data rate. A EDO Page Mode cycle is initiated with a row address latched by RAS followed by a column address latched by CAS. While holding RAS low, CAS can be toggled to strobe changing column addresses, thus achieving shorter cycle times. The A42U2604 offers an accelerated Fast Page Mode cycle through a feature called Extended Data Out, which keeps the output drivers on during the CAS precharge time (tcp). Since data can be output after CAS goes high, the user is not required to wait for valid data to appear before starting the next access cycle. Data-out will remain

The initial application of the VCC supply requires 200 s wait followed by a minimum of any eight initialization cycles containing a RAS clock. During Power-On, the VCC current is dependent on the input levels of RAS and CAS. It is recommended that RAS and CAS track with VCC or be held at a valid VIH during Power-On to avoid current surges.


Related products with the same datasheet
Some Part number from the same manufacture AMIC Technology Corporation
A42U2604S-60U DRAM Sdram Sgram 16Mb x4
A43L0616 DRAM Sdram Sgram 16Mb X16
A43L0616AV-55 512k X 16 Bit X 2 Banks Synchronous DRAM
A43L0616AV-6 DRAM Sdram Sgram 16Mb X16
A43L2616 DRAM Sdram Sgram 64Mb X16
A43L8316 DRAM Sdram Sgram 4Mb X16
A45L9332A DRAM Sdram Sgram 16Mb X32
A46L1632E DRAM Sdram Sgram 64Mb X32
A615308 SRAM High Speed Asynchronous 0.25Mb x8
A616316 64k X 16 Bit High Speed CMOS SRAM
A617308 SRAM High Speed Asynchronous 1Mb x8
A6173081 128k X 8 Bit High Speed CMOS SRAM
A6173081S-12 SRAM High Speed Asynchronous 1Mb x8
A61L6316 SRAM High Speed Asynchronous 1Mb X16
A61L73081 128k X 8 Bit High Speed CMOS SRAM

A27020-55 : 256k X 8 OTP CMOS EPROM

A29L320UV-70U : 4M X 8 Bit / 2M X 16 Bit CMOS 3.3 Volt-only, The A29L320 is a 32Mbit, 3.3 volt-only Flash memory organized as 2,097,152 words of 16 bits or 4,194,304 bytes of 8 bits each. The 8 bits of data appear on I/O0 - I/O7; the 16 bits of data appear on I/O0~I/O15. The A29L320 is offered in 48-ball FBGA,

A67P0618E-2.8 : 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAM The AMIC Zero Bus Latency (ZeBLTM) SRAM family employs high-speed, low-power CMOS designs using an advanced CMOS process. The A67P0618, A67P9336 SRAMs integrate a 1M X 18, 512K X 36 SRAM core with advanced synchronous peripheral circuitry and a 2

LP62S16256FV-I : 256K X 16 BIT LOW Voltage CMOS SRAM

A29L400ATG-70UF : 512K X 8 Bit / 256K X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory

A29L400AUV-70IF : 512K X 8 Bit / 256K X 16 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory

A82DL1632 : Stacked Multi-chip Package (mcp) Flash Memory and Sram, A82dl16x4t(u) 16 Megabit (2mx8 Bit/1simultaneous Operation Flash Memory and 4M (256kx16 Bit) S

A25L05PTQ-UF : 2mbit / 1mbit / 512kbit, Low Voltage, Serial Flash Memory With 85mhz SPI Bus Interface

A43L2632V-7 : 1M X 32 Bit X 4 Banks Synchronous DRAM

A82DL3244UG-70UF : Stacked Multi-chip Package (mcp) Flash Memory and Sram, A82dl32x4t(u) 32 Megabit (4mx8 Bit/2mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash

0-C     D-L     M-R     S-Z