Details, datasheet, quote on part number: A42L2604V-50LU
PartA42L2604V-50LU
CategoryMemory => DRAM
DescriptionDRAM Sdram Sgram 16Mb x4
CompanyAMIC Technology Corporation
DatasheetDownload A42L2604V-50LU datasheet
  

 

Features, Applications
Document Title X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History

Initial issue Modify symbol HE dimensions in TSOP 24L package information Add -45 grade and modify the AC, DC data Add -U type spec.

Features

n Organization: 4,194,304 words X 4 bits n Part Identification A42L2604 (2K Ref.) A42L2604-L (2K Ref. with self-refresh) n Single 3.3V power supply/built-in VBB generator n Low power consumption - Operating: 80mA (-45 max) - Standby: 1mA (TTL), 1mA (CMOS), 350A (Self-refresh current) n High speed 45/50 ns RAS access time 20/22 ns column address access time 12/13 ns CAS access time 18/20 ns EDO Page Mode Cycle Time n Industrial operating temperature range: to +85C for -U n Fast Page Mode with Extended Data Out n 2K Refresh Cycle 32ms n Read-modify-write, RAS -only, CAS -before- RAS , Hidden refresh capability n TTL-compatible, three-state I/O n JEDEC standard packages 300mil, 24/26-pin SOJ 300mil, 24/26-pin TSOP type II package

The is a new generation randomly accessed memory for graphics, organized by 4-bit configuration. This product can execute Write and Read operation via CAS pin. The A42L2604 offers an accelerated Fast Page Mode cycle with a feature called Extended Data Out (EDO). This allow random access to 2048(2K Ref.) words within a row a 56/50 MHz EDO cycle, making the A42L2604 ideally suited for graphics, digital signal processing and high performance computing systems.

Description Address Inputs (2K product) Data Input/Output Row Address Strobe Column Address Strobe Write Enable Output Enable 3.3V Power Supply Ground No Connection

Symbol tRAC tAA tCAC tOEA tRC tPC Description Maximum RAS Access Time Maximum Column Address Access Time Maximum CAS Access Time Maximum Output Enable OE ) Access Time Minimum Read or Write Cycle Time Minimum EDO Cycle Time Unit ns

The A42L2604 reads and writes data by multiplexing an 22-bit address into a 11-bit(2K) row and column address. RAS and CAS are used to strobe the row address and the column address, respectively. A Read cycle is performed by holding the WE signal high during RAS / CAS operation. A Write cycle is executed by holding the WE signal low during RAS / CAS operation; the input data is latched by the falling edge WE or CAS , whichever occurs later. The data inputs and outputs are routed through 4 common I/O pins, with RAS , CAS , WE and OE controlling the in direction. EDO Page Mode operation all 2048(2K) columns within a selected row to be randomly accessed at a high data rate. A EDO Page Mode cycle is initiated with a row address latched by RAS followed by a column address latched by CAS. While holding RAS low, CAS can be toggled to strobe changing column addresses, thus achieving shorter cycle times. The A42L2604 offers an accelerated Fast Page Mode cycle through a feature called Extended Data Out, which keeps the output drivers on during the CAS precharge time (tcp). Since data can be output after CAS goes high, the user is not required to wait for valid data to appear before starting the next access cycle. Data-out will remain valid as long as RAS and OE are low, and WE is high; this is the only characteristic which differentiates Extended Data Out operation from a standard Read or Fast Page Read. A memory cycle is terminated by returning both RAS and CAS high. Memory cell data will retain its correct state by maintaining power and accessing all 2048(2K) combinations of the 11-bit(2K) row addresses, regardless of sequence, at least once every 32ms through any RAS cycle (Read, Write) or RAS Refresh cycle ( RAS -only, CBR, or Hidden). The CBR Refresh cycle automatically controls the row addresses by invoking the refresh counter and controller.

The initial application of the VCC supply requires 200 s wait followed by a minimum of any eight initialization cycles containing a RAS clock. During Power-On, the VCC current is dependent on the input levels of RAS and CAS. It is recommended that RAS and CAS track with VCC or be held at a valid VIH during Power-On to avoid current surges.


 

Related products with the same datasheet
A42L2604S
A42L2604S-45
A42L2604S-45L
A42L2604S-50
A42L2604S-50L
A42L2604V
A42L2604V-45
A42L2604V-45L
A42L2604V-45LU
A42L2604V-45U
A42L2604V-50
A42L2604V-50L
Some Part number from the same manufacture AMIC Technology Corporation
A42L2604V-50U DRAM Sdram Sgram 16Mb x4
A42L8316 256k X 16 CMOS Dynamic RAM With Edo Page Mode
A42L8316S 30ns; Self Refresh 256K X 16 CMOS Dynamic RAM With Edo Page Moge
A42L8316V 256k X 16 CMOS Dynamic RAM With Edo Page Mode
A42L8316V-30 30ns; Self Refresh 256K X 16 CMOS Dynamic RAM With Edo Page Moge
A42U0616 DRAM Sdram Sgram 16Mb X16
A42U2604 DRAM Sdram Sgram 16Mb x4
A43L0616 DRAM Sdram Sgram 16Mb X16
A43L0616A
A43L0616AV-55 512k X 16 Bit X 2 Banks Synchronous DRAM
A43L0616AV-6 DRAM Sdram Sgram 16Mb X16
A43L2616 DRAM Sdram Sgram 64Mb X16
A43L8316 DRAM Sdram Sgram 4Mb X16
A43L8316A
A43L8316V
A45L9332A DRAM Sdram Sgram 16Mb X32
A46L1632E DRAM Sdram Sgram 64Mb X32
A615308 SRAM High Speed Asynchronous 0.25Mb x8
A616316 64k X 16 Bit High Speed CMOS SRAM
A617308 SRAM High Speed Asynchronous 1Mb x8
A6173081 128k X 8 Bit High Speed CMOS SRAM

A290011U-90 : Flash 1Mb x8

A42L2604S : DRAM Sdram Sgram 16Mb x4

A617308S-12 : SRAM SRAM High Speed Asynchronous 1Mb x8

A67L83181E-12 : 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba SRAM

A25L10PTO-F : 2mbit / 1mbit / 512kbit, Low Voltage, Serial Flash Memory With 85mhz SPI Bus Interface

A25L20PU-F : 2mbit / 1mbit / 512kbit, Low Voltage, Serial Flash Memory With 85mhz SPI Bus Interface

A43L2632V-7 : 1M X 32 Bit X 4 Banks Synchronous DRAM

A29L320TV-90I : 4M X 8 Bit / 2M X 16 Bit CMOS 3.3 Volt-only, Boot Sector Flash Memory

 
0-C     D-L     M-R     S-Z